SANYO Adopts Altera's HardCopy Structured ASIC for Award-Winning Home Theater Projector
Structured ASIC Approach Allows Rapid Component Revisions for Market-Leading Picture Quality
Consumer Electronics Show, Las Vegas, January 9, 2007—Altera Corporation’s (Nasdaq: ALTR) programmable logic solutions continue delivering award-winning image quality in SANYO Electric Co., Ltd. PLV-Z5 series of home projectors, Altera announced today. SANYO is now leveraging Altera’s HardCopy® structured ASIC family with a Nios® II embedded processor for image processing and enhancement for their newest PLV-Z5 home projector. This follows SANYO’s integration of an embedded system solution using Stratix® FPGAs and Nios II processors to perform critical image enhancement functions in their previous PLV-Z4 model.
Together, the HardCopy device and Nios II processor deliver a combination of digital signal processing (DSP) performance and programming flexibility that efficiently integrates many video functions into a single device. Intelligent image processing and enhancement operations performed by the Altera-based system include automatic gamma adjustment, noise reduction, color management, matrix sharpness and several presentation modes optimized for specific types of content.
“For our earlier PLV-Z4 home projector model, Altera’s Stratix FPGAs and Nios II processors gave us the embedded system we needed to deliver the highest quality visual experience,” said Kazuto Sugimura, general manager of Technology Unit, Projector Central Business Unit, DI Company, SANYO. “This time, by using the Stratix FPGA plus HardCopy structured ASIC solution for the PLV-Z5, we can design new features and functions more quickly and cost-effectively than alternative silicon solutions allow.”
Like the PLV-Z4, the PLV-Z5 has won several awards, including this year’s HiVi magazine’s 2006 Best Buy award, a Hot Product award from ProjectorReviews.com, and five-star ratings across all review categories from Projector Central. SANYO is demonstrating the PLV-Z5 projector at CES in the Central Hall, booth 11017.
The seamless migration path from a Stratix FPGA to a low-cost HardCopy structured ASIC for volume production enables consumer industry leaders like SANYO to offer advanced, high-demand features when customers want them.
“FPGA-to-HardCopy structured ASIC migration allows major consumer product manufacturers like SANYO to differentiate their products while maximizing engineering productivity,” said Todd Scott, senior director of Altera’s broadcast and consumer business unit. “This is why innovative designers faced with short development cycles are turning to Altera’s programmable and structured ASIC solutions.”
See how customers are using Altera products in consumer applications by visiting www.altera.com/consumersuccess.
About AlteraAltera’s programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more at www.altera.com.
|
Altera Hot IP
Related News
- Barco's Real-time Multi-channel MPEG-4 Encoder Library Available on Cradle's Award-winning CT3616 MDSP
- STMicroelectronics' Award-Winning Nomadik Processor Family Ushers in Video for Next-Generation Handsets
- Altera Unveils HardCopy II: Industry's Most Compelling Structured ASIC Solution
- Quartus II Software Version 9.0 Delivers Productivity Leadership for Altera's Portfolio of Transceiver FPGAs and HardCopy ASICs
- Altera Announces Industry's First 40-nm FPGAs and HardCopy ASICs
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |