USB2.0 OTG PHY supporting UTMI+ level 3 interface - 28HK/55LL
Microtronix Announces New Enhanced Multi-port SDRAM Memory Controller IP Core
Designed to shorten the development process the controller simplifies the implementation of SDRAM memory systems. For example, it incorporates a layout independent DDR Round-Trip capture scheme, and a source synchronous date capture technique to ease the design process while simultaneously boosting DDR memory clock rates. Leveraging the features of the Altera Avalon bus, it supports up to four clock-independent bus master interfaces. The core utilizes an integral data cache or FIFO’s to provide independent system clocking. Avalon pipelined burst, random and streaming data interfaces supports data widths up to 128-bits.
“By using the Microtronix Multi-port SDRAM Memory Controller IP Core, you can achieve Stratix performance from a lower cost Cyclone device” said Philippe Morin, VP Sales & Marketing. “Switching from the standard SOPC Builder SDRAM IP core to the enhanced Microtronix core you can increase DDR2 clocking from 167 MHz to 200 MHz in a Cyclone II device.”
Download your free 30 day trial evaluation today at: http://www.microtronix.com.
Performance Capabilities:
- Source synchronous data capture
- Up to four system bus interface ports
- Optimized for streaming video/audio data applications
- Configurable cache minimizes memory wait-states
- Avalon Pipelined and Burst Transfers
- Layout independent DDR Round-Trip capture scheme
- Multiple time domain clocking
- Supports SDR, DDR, DDR2, and Mobile DDR devices
- 200 / 267 MHz DDR2 performance in Cyclone II / Stratix II
- Configurable data width (1 - 32-bits)
- Supports up to 4 system bus interfaces
- Avalon bus widths up to 128-bits
- Altera® SOPC Builder Ready
- IP functional simulations models (VHDL)
- Supported devices: Cyclone I, II, Stratix I, II, and GX
- Altera OpenCorePlus evaluation
The Microtronix “Enhanced” Multi-port SDRAM Memory Controller IP Core is available for immediate sale through the Microtronix Web Store (http://www.microtronix.com/acatalog) and through Arrowdevtools.com.
Contact sales@microtronix.com for more information and pricing.
About Microtronix
Since 1977, Microtronix has pioneered the X.25 protocol for the telecommunication market. Today, Microtronix continues to lead the industry in innovation with its AMATPS, X.25/TCP Gateways, and SMDI/SIP Solutions. Microtronix is also spearheading the embedded engineering design revolution with its complete range of services from engineering design to manufacturing. Microtronix also specializes in the rapid development of Intellectual Property and embedded applications for FPGA devices. Much has changed since 1977 but our mission to provide the same high quality embedded engineering solutions to answer today's problems, using faster embedded platforms, operating systems and high-speed connectivity that support our customers' business and strategic objectives remains unchanged.
|
Microtronix Hot IP
Related News
- Microtronix Launches High Performance Multi-port SDRAM Memory Controller IP Core
- Microtronix updates Multi-port SDRAM Memory Controller IP Cores to support Stratix III and Arria GX FPGA devices.
- Nivus GmbH uses Array Electronics Multi-Port SDRAM Controller IP in its new NivuSonic ultrasonic measurement device
- ASIC Architect Announces the Availability of Multi-Port Intelligent Arbiter and Scheduler for DDR Controller Cores
- CAST Expands USB OTG Line with New Multi-Port IP Core
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |