JEDI Technologies Delivers Java Acceleration Solution for MIPS-Based Processors JSTAR Accelerator is Particularly Appealing for Wireless Internet Applications
JEDI Technologies Delivers Java Acceleration Solution for MIPS-Based Processors JSTAR Accelerator is Particularly Appealing for Wireless Internet Applications
SAN JOSE, Calif., June 13 -- Embedded Processor Forum - JEDI Technologies, Inc., a technology company focused on universal Java acceleration, and MIPS Technologies, Inc. (Nasdaq: MIPS - news), one of the world's primary architects of embedded 32- and 64-bit processor technology, today announced that JEDI has joined the MIPS Alliance Program. JEDI will provide a Java acceleration solution for the MIPS32(TM) and MIPS64(TM) architectures. This solution, called JSTAR, enhances Java performance by 600 percent without the memory requirements of other acceleration solutions, making it perfect for wireless Internet devices and other applications where cost, size and memory are critical concerns.
The JSTAR hardware accelerator can be added to any MIPS-based processor to make Java applications run more efficiently without requiring modifications to the native processor core. Consisting of hardware and software IP (intellectual property), JSTAR requires only 30,000 logic gates and can be implemented for any design environment or foundry. Best of all, it requires zero memory expansion and power requirements are negligible.
``We believe that JSTAR will be an excellent solution for Java-intensive applications where performance and power consumption are primary concerns, such as mobile and wireless devices,'' said Brian Knowles, vice president of marketing for MIPS Technologies, Inc. ``Our customers will be able to accelerate Java with existing MIPS-based designs, protecting their investment in processors, development tools and infrastructure.''
``JSTAR targets wireless and Internet-ready embedded devices where performance and size are at a premium. We are excited to offer Java acceleration for the industry-leading MIPS architecture since it is so widely used across the embedded industry in devices such as PDAs, smartphones, set-top boxes, and many other Internet applications,'' said Jay Kamdar, vice president of marketing and chief operating officer for JEDI. ``Java is emerging as the platform of choice for mobile devices and Internet appliances but it must be able to operate within the limited memory, battery life and processing power these devices typically have. JSTAR, combined with MIPS processors, makes Java even more appealing for mobile wireless and Internet appliances.''
JSTAR is a coprocessor that interfaces with the native microprocessor core and its cache or memory subsystem. It acts as a Java interpreter in silicon, retrieving byte code instructions from memory and executing them in conjunction with the native processor. Because interpreter functions are being done in silicon, they can be processed in parallel and, therefore, completed more quickly than software interpretation. In addition, JSTAR operates directly on Java byte code, which eliminates the extra memory required by JIT compilers to hold the native code they generate.
Adding JSTAR requires no changes to the microprocessor's instruction set or pipelines architecture. Operating systems and native applications, as well as software components and tools, run on a JSTAR-enabled processor just as they do on the original chip. In addition, JSTAR is highly scalable and designed for use on any RISC or CISC processor from 8- to 64-bits, including high-performance VLIW and multi-issue processors.
JSTAR is designed to be integrated into any Java virtual machine (JVM). It is currently available for Sun Microsystems' PersonalJava(TM) 3.0 technology and implementation on the new K virtual machine (KVM) is expected to be completed this summer. ``The advantages of footprint, electronics, interfacing and expense make the JSTAR approach an excellent solution,'' said Paul Zorfass, senior analyst for IDC and First Technology, Inc.
About JEDI Technologies
JEDI Technologies, Inc. is a technology company focused on providing universal Java technology acceleration for any microprocessor. JEDI was founded in September 1998 by two veterans of Sun Microsystems who worked on the first two generations of Java processor technology. They are joined by a team of hardware, software and marketing professionals highly experienced in Java technology. The company is privately held and is located at 2200 Laurelwood Road, Santa Clara, Calif. 95054, phone: +1 (408) 654-8988, fax: +1 (408) 654-2938, www.jeditech.com.
About MIPS Technologies, Inc.
MIPS Technologies, Inc. is one of the world's primary architects of embedded 32- and 64-bit processor technology. The company drives the broadest architectural alliance that is delivering 32- and 64-bit embedded RISC solutions. The company licenses its intellectual property to semiconductor companies, ASIC developers, and system OEMs. MIPS Technologies, Inc. and its licensees offer the widest range of robust, scalable processors in standard, custom, semi-custom and application-specific products.
Licensees currently include: Alchemy Semiconductor, Inc.; Altera Corporation; ATI Technologies, Inc.; Broadcom Corporation; Centillium Communications, Inc.; Chartered Semiconductor Manufacturing; CommQuest (IBM); ESS Technology, Inc.; Excess Bandwidth; General Instrument Corporation; Integrated Device Technology, Inc. (IDT); Lara Networks, Inc.; LSI Logic Corporation; Macronix; Metalink Ltd.; NEC Corporation; NKK Corporation; Philips Semiconductors; Quantum Effect Devices, Inc. (QED); QuickLogic Corporation, Sandcraft, Inc.; SiByte, Inc.; Sony Corporation; Synova; Texas Instruments Incorporated; Toshiba Corporation; and Taiwan Semiconductor Manufacturing Company. Numerous companies utilize MIPS-based intellectual property. MIPS Technologies, Inc. is based in Mountain View, California, and can be reached at +1 650-567-5000 or http://www.mips.com.
Sun, Sun Microsystems, Java and PersonalJava are trademarks or registered trademarks of Sun Microsystems, Inc. in the United States and other countries. MIPS is a registered trademark and MIPS32, MIPS64 and MIPS-based are trademarks of MIPS Technologies, Inc. All other trademarks are the property of their respective companies.
For further information:
Jay Kamdar
Cynthia Williams
JEDI Technologies, Inc.
Edelman Public Relations
(408) 855-4540
(207) 871-1260
jay@jeditech.com
cwilliams@mindspring.com
Related News
- RMI(R) Records the Shipment of One Million MIPS-Based(TM) Processors to Networking, Security, Wireless and Consumer Markets
- MIPS Technologies Delivers Reference Implementation for Skype on MIPS-Based Devices
- On2 Joins MIPS Alliance Program; Leading Video Codec Solutions Now Available for MIPS-Based Processors
- MIPS-Based Adapter from Atheros Communications Enables Wireless Connectivity
- New MIPS-based Family of Embedded Processors from QuickLogic Expands QuickMIPS FPGA-Enabled Product Offering
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |