Chaos creates nonlinear signal processing IP
(01/17/2007 10:04 AM EST)
SAN DIEGO — Five-year-old Chaos Telecom has developed a set of nonlinear signal processing algorithms that are currently under evaluation by several DSL chip makers, and it hopes to sign licensing deals with them by year's end.
The startup is marketing the algorithms as semiconductor intellectual property to be incorporated into chips to improve the effective signal-to-noise ratio of DSL modems and consequently improve their range, data rate or power requirements.
"About a half-dozen DSL ASIC companies are evaluating our algorithms," said CEO Larry Fromm. "We hope to get our solution embedded into their silicon. We expect to have licensing revenue starting this year." Revenue will be tied to the volume of licensees' DSL chip sales.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Cutting-edge 18-bit 100dB Stereo Audio ADC IP Core proven in 28nm Silicon, Offering Unmatched Audio Signal Processing Capabilities is available for immediate Licensing into Audio Chipsets, Digital Cameras, and Automotive Applications
- Xfuse, LLC Enters AI Vision Market with New Image Signal Processing (ISP) Technology
- Renesas to Acquire Reality AI to Bring Advanced Signal Processing and Intelligence to the Endpoint
- CAST Introduces 8K Video Codecs and Advanced Image Signal Processing IP Cores
- Sondrel's latest reference IP platform enables ultra-powerful signal and data processing SoCs to be created faster for lower costs
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset