Triscend CSoCs Speed Communications Systems Development with Addition of HDLC Core to Soft Module Library
Triscend CSoCs Speed Communications Systems Development
with Addition of HDLC Core to Soft Module Library
with Addition of HDLC Core to Soft Module Library
MOUNTAIN VIEW, CA - June 12, 2000 - Triscend Corporation, the leading provider of Configurable System-on-Chip (CSoC) technology for the communications market, today announced the availability of a high-level data link control (HDLC) core from the FastChipTM CSoC Development System's soft module library. HDLC is an ISO communications protocol used in various data networking applications including xDSL, SONET, cellular base stations, edge routers and switches.
"We specialize in providing our customers with robust design platforms - essentially 80% of the engineering done out-of-the-box - so that they can achieve fast time-to-market," said Barry Chaffin, Director of Marketing at Triscend. "Our Configurable System-on-Chip platform is targeted at communications applications, so the HDLC core was a natural addition to the other communications cores in the FastChip library."
"Our top priority is helping our customers achieve faster time-to-market, and tools are the most critical factor," said Chris Balough, vice president of strategic planning at Triscend. "Our first step was to make FastChip powerful, while keeping it simple to use. Next we partnered with leading processor and EDA tool providers to offer a comprehensive and seamless flow. Now, by making this CSoC development tool suite available via the Internet, we are minimizing the time it takes to access these world-class tools."
Designers can integrate Triscend's HDLC core in seconds via drag-and-drop within Triscend's FastChip software. The core is parameterizable, allowing specification of the core via an easy-to-use graphical user interface for the implementation of advanced features such as CRC, overflow/underflow and zero insertion. Triscend offers example designs demonstrating integration of the HDLC core with either a FIFO or a DMA interface.
The FastChip CSoC Development System manages the overall CSoC design flow. Using FastChip, designers can configure the on-chip embedded programmable logic with the included library of soft logic modules or with custom-created logic using industry-standard EDA tools. Like the HDLC core, all modules in the library can be integrated via drag-and-drop into the CSoC device's embedded programmable logic.
The HDLC core is immediately available as part of the FastChip library. For information on how to obtain FastChip, please contact Triscend Sales Support via www.triscend.com/IndexSalesSupport.html or call Triscend at (650) 968-8668.
About Triscend
Triscend Corporation is the leading provider of Configurable System-on-Chip (CSoC) devices - a single-chip combination of a dedicated industry-standard microprocessor, embedded programmable logic, a dedicated system bus, and memory. Targeted at the communications market, Triscend CSoC devices, along with the FastChipTM Software Development System, fill the gap between fully custom system-on-chips and application specific standard products, providing the next level of integration, time-to-market and programmability. Founded in 1997, Triscend is privately held and venture capital funded and is headquartered in Mountain View, CA. More information on Triscend is available at www.triscend.com or by calling (650) 968-8668.
Editor Notes:
Triscend, E5, FastChip, and Configurable System-on-Chip for Communications are trademarks of Triscend Corporation. Synopsys is a registered trademark. FPGA Express is a trademark of Synopsys, Inc. µVision is a trademark of Keil Software GmbH. All other products and brands are the property of their respective holders.
Related News
- Using Open-Source Hardware to Speed Product Development
- Microchip FPGAs Speed Intelligent Edge Designs and Reduce Development Cost and Risk with Tailored PolarFire® FPGA and SoC Solution Stacks
- Bluespec's Accelerate-HLS Leverages RISC-V to Simplify and Speed the Development of HLS Applications
- SilTerra Leverages Silvaco's Library Characterization and Optimization Tools to Boost Efficiency in the Development of its Foundry Standard Cell IPs
- Ceremorphic Introduces Custom Silicon Development for Advanced Nodes Using In-House Technology to Speed Customer HPC Chip Development
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |