JEDA Technologies to Integrate SystemC Verification Automation Tools with CoWare
Bringing Native SystemC Assertion-Based Verification Technology to Users of CoWare Platform Architect and Model Designer
YOKOHAMA, Japan--January 22, 2007--JEDA Technologies, announced today that they are cooperating with CoWare, the leading supplier of platform-driven electronic system-level (ESL) design software and services, to integrate JEDA’s NSCa (Native SystemC assertion) into the CoWare environment. This integration will bring JEDA’s native SystemC assertion-based verification technology to CoWare users. JEDA also joins CoWare’s CoTeam partnership program.
"CoWare's leadership position and adherence to standards make CoWare an ideal partner for JEDA. Their ESL design solutions for the capture, simulation, and analysis of virtual hardware platforms in SystemC are very complementary to JEDA's run-time verification solution for SystemC that enforces the correctness of the design. This is a customer-driven integration by major CoWare users," says Stephen R. Pollock, VP of Marketing and Sales at JEDA.
"Assertion-based verification has been proven at the RTL level," said Patrick Sheridan, Director of Marketing for platform design solutions at CoWare. "SystemC assertions and transaction-level protocol checking technology bring new design capabilities to system architects and platform developers that will make these approaches even more useful, enabling system and architecture verification to start much earlier. We are very pleased to welcome JEDA as a CoTeam integration partner."
Capturing design constrains with embedded assertions enable Platform Architect and Model Designer users to pinpoint violations in design models or isolate hardware problems from software under simulation. The integrated solution allows users to create, run, analyze and debug assertions. Contact your local CoWare or JEDA sales person for more information or if you are interested in being a beta partner.
About NSCa
NSCa, which was first released in February 2006, is a complete native SystemC assertion development and debug solution. It supports both cycle-level and transaction-level assertions. NSCa enables the architect/system engineer to capture system-level design constrains and easily create functional and or performance analysis checkers natively inside their SystemC environments. Since NSCa checkers run dynamically, they pinpoint the source of errors during runtime. This method is much more efficient than trying to post process and analyze simulation dump files. NSCa checks can also be used to aid the software developer to quickly identify or rule out hardware model issues in a virtual prototyping environment.
NSCa includes additional functionality to measure the quality of the assertion checks. This mechanism, called assertion path coverage, provides detailed information to determine how thoroughly the assertion code was exercised.
About Platform Architect and Model Designer
CoWare Platform Architect is the SystemC-based graphical environment for capturing the entire product platform and the dash board for initiating the platform analysis functions. Platform Architect speeds the concurrent design of SoCs with embedded software, enabling users to rapidly create and validate SoC designs at the transaction level. CoWare Model Designer is the SystemC-based modeling and simulation environment for capturing complex IP blocks and verifying them. Model Designer speeds development and debug of transaction-level models, providing native support SystemC and TLM industry standards. Together with the CoWare Model Library, CoWare Platform Architect and Model Designer enable most comprehensive system-level design solution available.
About CoWare
CoWare is the leading supplier of platform-driven electronic system-level (ESL) design software and services. CoWare offers a comprehensive set of ESL tools that enable electronics companies to "differentiate by design" through the creation of system IP including embedded processors, on-chip buses, and DSP algorithms; the architecture of optimized SoC platforms; hardware/software co-design; and virtual platforms for device software development. The company's solutions are based on open industry standards including SystemC. CoWare's customers are major systems, semiconductor, and IP companies in the market where consumer electronics, computing, and communications converge. CoWare's corporate investors include ARM [(LSE:ARM); (NASDAQ:ARMHY)], Cadence Design Systems (NASDAQ:CDNS), STMicroelectronics (NYSE:STM), and Sony Corporation (NYSE:SNE). CoWare is headquartered in San Jose, Calif., and has offices around the world. For more information about CoWare and its products and services visit http://www.coware.com.
About JEDA Technologies
JEDA Technologies, founded in 2002, is the “System-Driven Verification Automation Company” focused on providing verification automation tools for SystemC based designs. The founding team invented Vera when they were at Sun Microsystems. The company is based in Los Altos, California with a development center in Beijing China. For more information, please visit www.jedatechnologies.com.
|
Related News
- Optima Design Automation Launches with Focus on Next-Generation Semiconductor Functional Safety Tools
- NanoSemi Relies on OneSpin Automated Formal Verification Tools to Verify SystemC Designs for 5G ASICs
- Sibridge Technologies & Axiom Design Automation Partner to Integrate Verification IPs with SystemVerilog
- CoWare and STARC Integrate SystemC TLM Methodology
- JEDA Brings Key Verification Technologies to SystemC
Breaking News
- HPC customer engages Sondrel for high end chip design
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- TSMC drives A16, 3D process technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
E-mail This Article | Printer-Friendly Page |