Denali PCI Express Product Passes First PCI Express 1.1 Compliance Testing in USA
PALO ALTO, Calif. -- Jan. 23, 2007 -- Denali Software, Inc., a world-leading provider of electronic design automation (EDA) software and intellectual property (IP), today announced that its Databahn(TM) PCI Express (PCIe) IP core successfully passed the latest PCIe specification compliance testing, version 1.1, at the first PCI-SIG(TM) Compliance Workshop in the US. The compliance workshop, held by the PCI-SIG, includes vigorous testing and validation to ensure compliance and interoperability with the PCI Express standard, giving designers increased confidence that the IP works with any PCI Express-standard-based design.
"PCI-SIG values Denali's development of IP, which enables designers to accelerate the development of innovative products based on the PCI Express standard -- greatly helping designers shorten their development cycle," stated Al Yanes, PCI-SIG chairman. "We are pleased to see Denali and other member companies achieve compliance with new versions of the specification, thus leading to new additions to the Integrators List."
Denali's industry-leading PureSpec(TM) verification products were a critical factor for ensuring Denali's Endpoint and Root Complex IP products passed all of the PCI-SIG testing with first-pass success. Additionally, Denali's IP core has been internally validated to support the recently announced PCIe 2.0 specification. Denali's PCIe products provide the highest quality solutions for minimizing the development risk and lowering overall system costs. As a result, design engineers can focus on the differentiating aspects of their design and accelerate design time with highly configurable, reusable, low-cost IP building blocks to create innovative electronic systems.
"Our customers depend on our dedication to third-party interoperability and compliance testing to reduce their risk and enable them to deliver successful products," said David Lin, vice president of product marketing for Denali Software. "Denali's IP solutions for PCIe are the industry's most trusted IP solutions, used in over 250 validated designs. Our unmatched IP portfolio delivers high-quality design and verification solutions that engineers use to deploy PCI Express technology."
The PCI-SIG is the special interest group responsible for PCI Express architecture; it owns and manages PCI specifications as open industry standards. The organization defines and implements new industry standard I/O (input/output) specifications as the industry's I/O needs evolve. These workshops allow IP vendors to test and validate their specifications. It is the first time that PCIe 1.1 specification was tested in the US. Currently, more than 850 industry-leading companies worldwide are active PCI-SIG members. For more information about the PCI-SIG visit www.pcisig.com .
About Denali Software
Denali Software, Inc. is a world-leading provider of electronic design automation (EDA) software and intellectual property (IP) for system-on-chip (SoC) design and verification. Denali delivers the industry's most trusted solutions for deploying PCI Express, NAND Flash and DDR DRAM subsystems. Developers use Denali's EDA, IP and services to reduce risk and speed time-to-market for electronic system and chip design. Denali is headquartered in Palo Alto, California and has offices around the world to serve the global electronics industry. More information about Denali, its products and services is available at www.denali.com .
|
Related News
- Denali and NXP Demonstrate Silicon-Proven and Fully Compliant PCI Express 1.1 Solution
- Mobiveil's GPEX PCI Express 3.0 IP Passes PCI-SIG PCIe 3.0 Compliance Testing
- PLDA's XpressRICH3-AXI PCI Express 3.0 IP with AMBA AXI Support Passes PCI-SIG PCIe 3.0 Compliance Testing
- PLDA's XpressRICH3 PCI Express 3.0 IP Passes PCI-SIG PCIe 3.0 Compliance Testing
- Northwest Logic's PCI Express 3.0 Solution passes PCI-SIG PCIe 3.0 Compliance Testing at First Official PCIe 3.0 Compliance Workshop
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |