English
ST decides to import CMOS, change Crolles function
Peter Clarke, EE Times
(01/25/2007 9:15 AM EST)
LONDON — Carlo Bozotti, chief executive officer of STMicroelectronics NV, told analysts Wednesday (Jan. 24) that ST would align with "industry leaders" to obtain a 32-nm CMOS process for use in its wafer fabs and as a platform for specialized extensions.
Bozotti did not say who would provide ST with its 32-nm CMOS platform but said: "It is obvious we have alternatives."
At present ST is aligned with leading foundry, Taiwan Semiconductor Manufacturing Co. Ltd. which is an associate partner to ST, Freescale Semiconductor Inc. and NXP BV in the Crolles2 R&D alliance.
Speaking during a conference call for analysts Bozotti said that the Crolles2 Alliance would complete the development of 45-nm CMOS process technology during 2007 but there would then be a "discontinuation" in the role of the Crolles development center and pilot fab.
(01/25/2007 9:15 AM EST)
LONDON — Carlo Bozotti, chief executive officer of STMicroelectronics NV, told analysts Wednesday (Jan. 24) that ST would align with "industry leaders" to obtain a 32-nm CMOS process for use in its wafer fabs and as a platform for specialized extensions.Bozotti did not say who would provide ST with its 32-nm CMOS platform but said: "It is obvious we have alternatives."
At present ST is aligned with leading foundry, Taiwan Semiconductor Manufacturing Co. Ltd. which is an associate partner to ST, Freescale Semiconductor Inc. and NXP BV in the Crolles2 R&D alliance.
Speaking during a conference call for analysts Bozotti said that the Crolles2 Alliance would complete the development of 45-nm CMOS process technology during 2007 but there would then be a "discontinuation" in the role of the Crolles development center and pilot fab.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- Silvaco Expands its Victory TCAD and Digital Twin Modeling Platform to Planar CMOS, FinFET and Advanced CMOS Technologies
- Semiwise, sureCore, and Cadence Showcase Breakthrough in Cryogenic CMOS Circuit Development for Quantum Computing and Energy-Efficient Data Centers
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass-Produced
- Andes Technology and MetaSilicon Collaborate to Build the World's First Automotive-Grade CMOS Image Sensor Product Using RISC-V IP SoC
- ST Engineering Acquires D'Crypt to Strengthen its Cyber Capabilities
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models