Mixel Announces the Newest Members of Its SerDes IP Family, Quad 1.25Gbps/Channel LVDS Serializer and De-Serializer
The New LVDS Serializer and De-Serializer IPs Offer a Total Bandwidth of 5.0 Gbps Suitable for Supporting High-End Multi-Media Applications
SAN JOSE, Calif. -- January 25, 2007 -- Mixel Inc. today announced availability of the MXL-LVDS-SR-4CH Serializer and the companion MXL-LVDS-DS-4CH De-Serializer IPs. These LVDS SerDes IPs are new additions to Mixel’s existing family of SerDes products which includes 2nd generation, high performance, Giga-bit SerDes technology supporting a wide range of applications such as XAUI, SATA, PCI-Express, Fibre Channel, SONET-OIF, and backplane. Both IPs support 4-data channels and one clock channel and achieve 5Gbps throughput performance at low power consumption. On the parallel interface, the number of bits per channel can be programmed to 7 or 10-bits. The IPs conform to TIA/EIA-644 standard and are silicon-proven in 0.18um process technology.
“These LVDS SerDes IPs offer the highest data rate available for Flat Panel Display applications at excellent Jitter performance” said Ashraf Takla, Mixel President and CEO. “The low jitter performance, the programmable features such as the multiplication ratio, and the selectable pre-emphasis make for a compelling solution,” he added.
The MXL-LVDS-SR-4CH Serializer and the companion MXL-LVDS-DS-4CH De-Serializer offer many features to reduce power and improve performance. The transmitter employs selectable pre-emphasis to enable transmission over long haul with low Bit Error Rate. The number of parallel bits can be programmed to 7 or 10-bits. The receiver and transmitter were designed with special care to ensure matching between data and clock channels for maximum receiver margin. The design is modular and desensitized to process variations.
The MXL-LVDS-SR-4CH and MXL-LVDS-DS-4CH are silicon-proven in 0.18um process technology and soon will be offered in smaller feature sizes.
About Mixel
Mixel is a leading provider of silicon-proven mixed-signal IP cores. Mixel provides its customers and partners with outstanding mixed-signal IP cores, creating in the process a differentiating technology that helps set their products apart. Mixel’s mixed-signal IP portfolio includes SerDes (compatible with PCI Express, SATA, RapidIO, XAUI, Fibre Channel), Transceivers (LVDS, MIPI, MDDI, DDR2, PCI-X, SSTL, HSTS, CE-ATA, CardBus, Parallel ATA), PLL, DLL, ADC, DAC, Low-voltage detectors and low-voltage BGR references. More information on Mixel products can be found at www.mixel.com. For more information please call Mixel marketing at 408-942-9300 X 140.
|
Mixel, Inc. Hot IP
Related News
- Faraday and Mixel Announce IP Development and Licensing Partnership
- HDL Design House announces high performance serializer deserializer (SerDes) for Serial Rapid IO protocol 2.1 (HIPA 21000) IP core
- Lattice Expands its Revolutionary ispXPLD Device Family with 1,024 and 256 Macrocell Members
- Credo Launches Comprehensive Family of 112G PAM4 SerDes IP for TSMC N5 and N4 Process Technologies
- Mixel Silicon-Proven MIPI IP Integrated Into ams OSRAM Mira Image Sensor Family Products Enabling Rapid Development of New Systems
Breaking News
- intoPIX Powers Ikegami's New IPX-100 with JPEG XS for Seamless & Low-Latency IP Production
- Tower Semiconductor and Alcyon Photonics Announce Collaboration to Accelerate Integrated Photonics Innovation
- Qualcomm initiates global anti-trust complaint about Arm
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- SiliconIntervention Announces Availability of Silicon Based Fractal-D Audio Amplifier Evaluation Board
Most Popular
- Qualcomm initiates global anti-trust complaint about Arm
- Siemens acquires Altair to create most complete AI-powered portfolio of industrial software
- Alphawave Semi Reveals Suite of Optoelectronics Silicon Products addressing Hyperscaler Datacenter and AI Interconnect Market
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- Rapidus Announces Strategic Partnership with Quest Global to Enable Advanced 2nm Solutions for the AI Chip Era
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |