Avalon Microelectronics Delivers 40G SFI-5 IP Core to Avici Systems Inc.
January 29, 2007 -- Avalon’s SFI-5 core is an integral component of FPGA based 40G systems as it compensates for FPGA skew injection using Avalon’s patent pending Skewfinder technology. As part of Avalon’s 40G offering, the SFI-5 core exceeds OIF skew standards and supports data rates up to 50G.
"With our SFI-5 IP purchase, Avalon has demonstrated that they can deliver a validated core that reduces our development cost and accelerates our time to market” said Seamus Daly, Director of Hardware Engineering at Avici Systems Inc.
Avalon is continuing development of IP components used for 40G optical connections. “We continue our investment in technologies that enable OEMs like Avici Systems to deliver data to optical fiber at speeds of 40Gbps” said Wally Haas, Director of Engineering at Avalon.
"Avalon’s SFI-5, together with its other 40G IP products such as a SONET/SDH Framer/Mapper or an OTU3 Framer/Mapper with FEC, enable OEMs to accelerate their deliver schedule, and reduce cost of development" said Wally Haas.
Flexibility and Customization Advantage
Avalon fully exploits the flexibility that FPGAs offer - Avalon delivers custom designs using an internal IP library combined with custom RTL. Customers can also be provided with a multiple-FPGA load solution that allows them to reduce PCB size and cost, and to get more functionality out of their product.
Pricing and Availability
Avalon’s Athabasca product (40G SONET/SDH Framer/Mapper + SFI-5) is currently available. Please contact Avalon for pricing.
Visit Avici Systems
Visit Avalon Microelectronics
|
Related News
- Xilinx Accelerates Development of SFI-5 Applications With Hardware-Verified Solutions
- Altera Provides 50-Gbps SFI-5 Interface on Stratix II GX FPGAs
- Lattice Delivers Flexible, Programmable 40 Gbps Serdes Framer Interface, Level 5 (SFI5) IP Core Solution
- Fiberhome of China selects Avalon Microelectronics for 40G IP
- Avalon Microelectronics Announces Availability of 40G SONET/SDH Framer/Mapper/Pointer Processor
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |