Epson Announces Long-Term Strategic Relationship with Tensilica for New REALOID Printer Engine Chip With Multiple Tensilica Configurable Processors and Future REALOID Designs
Update: Cadence Completes Acquisition of Tensilica (Apr 24, 2013)
Significant Hardware Development Cost Savings Realized by Epson from Increased Use of Processors
Yokohama, JAPAN – January 30, 2007 – Tensilica, Inc. today announced that Seiko Epson Corporation (“Epson”) had closed a long-term, multi-year license of Tensilica’s Xtensa family of configurable processor cores for Epson’s new REALOID printer engine chip. The first generation REALOID chip is used in Epson’s latest photo-capable inkjet printers and multi-function printers (MFPs), including the newly announced Colorio PM series MFPs. The Epson Stylus Photo R380 Ultra High-Definition REALOID-based printer is now available in the US. The strategic relationship also includes next-generation REALOID designs.
Epson’s engineers added Tensilica Instruction Extensions (TIE ) to customize several different Xtensa LX processors, each for a unique step in the inkjet image processing chain. By utilizing unique features of the Xtensa LX processor which allow direct high-speed data communication between the processors and thereby avoid the time delays of bus-based data traffic, Epson’s engineers were able to reduce the time required to print a single page to less than a third of that required by previous generation inkjet printers. These new printers can print borderless 4 x 6 photos as fast as the highest printing speed for black and white text.
“By optimizing each Xtensa LX processor for a specific embedded imaging function, we achieved performance vastly exceeding that of standard processor cores, allowing us to use processors directly in our image processing data path,” stated Katsuhiko Nishizawa, General Manager of the IJP Design Department of Epson’s Imaging Products Operations Division. “By using pre-verified Xtensa processors instead of traditional RTL methods of implementing the image processing datapath, we completed the design of the REALOID chip with less than half the development costs of previous chips. And because these processors are programmable, this REALOID chip will be valuable for future products and applications.”
“The REALOID chip provides a great example of the tremendous advantage of both our direct queue interfaces to stream data between processors and the power of TIE to create application-specific processors with RTL-like performance characteristics, allowing our processors to be used in SOC designs to provide greater flexibility at RTL-equivalent speeds,” stated Chris Rowen, Tensilica’s President and CEO.
Epson announced that future “REALOID” designs will utilize significant numbers of Xtensa LX and future cores not only for the printer’s imaging engine but also for other very rich multimedia features such as networking, security, DTV connection and printing.
About Epson
Epson is a global leader in imaging products including printers, 3LCD projectors and small- and medium-sized LCDs. With an innovative and creative culture, Epson is dedicated to exceeding the vision and expectations of customers worldwide with products known for their superior quality, functionality, compactness and energy efficiency.
Epson is a network of 102,025 employees in 120 companies around the world, and is proud of its ongoing contributions to the global environment and to the communities in which it is located. Led by the Japan-based Seiko Epson Corp., the Group had consolidated sales of 1549.5 billion yen in fiscal 2005. URL: http://www.epson.co.jp/e/
About Tensilica
Tensilica offers the broadest line of full designer configurability with the Xtensa processor family and controller, CPU, and specialty DSP processors on the market today, in an off-the-shelf format via the Diamond Standard Series cores. Tensilica’s low-power, benchmark-proven processors have been designed into high-volume products at industry leaders in the digital consumer, networking, and telecommunications markets. All Tensilica processor cores are complete with a matching software development tool environment, portfolio of system simulation models, and hardware implementation tool support. For more information on Tensilica’s patented approach to the creation of application-specific building blocks for SOC design, visit www.tensilica.com.
|
Related News
- NEC Electronics And ARM Announce Long-Term Strategic Collaboration
- ARM and Samsung Electronics extend strategic alliance with long-term licensing agreement
- Philips Semiconductors and ARM Expand Relationship With Long-Term Licensing Agreement
- CMC Microsystems Provides Hundreds of Canadian University Researchers with Access to Tensilica Prototyping Technology for Designs Using Xtensa LX2 Configurable Processors
- NetEffect 10Gb iWARP Ethernet Channel Adapter Employs Multiple Tensilica Xtensa Configurable Processors
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |