Plato Networks Adopts Tensilica's Diamond Standard 108Mini For Upcoming 10Gigabit PHY Design
Update: Cadence Completes Acquisition of Tensilica (Apr 24, 2013)
SANTA CLARA, Calif. – February 12, 2007 – Tensilica, Inc. today announced that Plato Networks, Inc., of Santa Clara, Calif., has licensed the Diamond Standard 108Mini processor core for an upcoming 10 Gigabit Ethernet physical layer transceiver (PHY) chip design. Plato Networks is developing low-power, single-chip, 10 Gbps physical layer ICs for low-cost copper cabling based on the newly approved IEEE 10GBASE-T standard (802.3an).
“We needed the flexibility of a small 32-bit processor core for the evolving requirements of the 10 Gbps PHY market,” stated Pirooz Hojabri, vice president of engineering, Plato Networks. “The Diamond Standard 108Mini was the perfect fit from a size, power, code density, and cost perspective.”
The Diamond Standard 108Mini is a fully synthesizable low-power 32-bit RISC CPU controller core. Even though it is smaller in die area than other 32-bit CPUs, it is capable of handling control-plane applications where minimal die area and low power are very important.
"With their considerable expertise in analog and mixed-signal design, Plato Networks is prepared to provide the chip-level solutions needed for next-generation data centers," stated Steve Roddy, Tensilica's vice president of marketing. "The Diamond Standard 108Mini processor core gives them the performance of the Xtensa architecture – the fastest growing industry-standard general purpose CPU architecture in the market – in a very power efficient implementation."
About Plato Networks
Plato Networks is developing innovative physical layer integrated circuits to address next-generation I/O requirements in the data center. Based on its unique approach to signaling technology, Plato Networks products are more reliable over existing data center cabling, consume less power, travel further, ensure scalability, and minimize silicon and board real estate through greater integration when compared with competing solutions on the market. More information is available at www.platonetworks.com.
About Tensilica
Tensilica, Inc., is the recognized leader in configurable processor technology and has leveraged that technology to become the leading supplier of licensable controllers and DSP cores for mobile audio and video applications. Tensilica offers the broadest line of controller, CPU, network, and specialty DSP processors on the market today – including full software toolchain and modeling support - in both an off-the-shelf format via the Diamond Standard Series cores and with full designer configurability with the Xtensa processor family. The modern design behind all of Tensilica’s processor cores provide semiconductor companies and system OEMs with the lowest power, smallest area solutions for high-volume products including mobile phones and other consumer electronics, networking and telecommunications equipment, and computer peripherals. For more information on Tensilica’s patented, benchmark-proven processors, visit www.tensilica.com.
|
Related News
- SandForce Licenses Tensilica's Diamond Standard 108Mini for Storage Controller Chipsets
- Valens Semiconductor Picks Tensilica's Diamond Standard 108Mini for chip that Ensures High-Quality Home Audio-Video Networking
- MediaPhy Licenses Tensilica's Diamond Standard 108Mini Processor Core
- Aquantia Licenses Tensilica's Diamond Standard 108Mini for Next-Generation 10GE Over Copper Integrated Circuit
- Vitesse's SynchroPHY Family Sets New Standard for Timing Accuracy in Mobile Networks
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |