English
Mixed-signal chip firm sees more mergers
Update: MIPS Technologies Acquires Chipidea (August 27, 2007)
by Richard Wilson, electronicsweekly.comMonday 19 February 2007
Mixed-signal firms are facing the prospect of further takeovers or mergers, according to co-founder of Portugese IP firm Chipidea.
Joao Vital, co-founder and general manager of Chipidea’s data converter business unit told EW that further acquisitions were likely as the IP firm tried to grow its business faster than was currently possible by organic sales increases.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related News
- Synopsys Enters Mixed-Signal Implementation Market With Galaxy Custom Designer
- Global Semiconductor Alliance Announces Release of Analog/Mixed-Signal/Radio Frequency Process Checklist Version 1.0
- Berkeley Design Automation Enters Analog/RF Mixed-Signal Verification
- New X-FAB 0.18 Micrometer Process Maximizes Cost-Effectiveness in Analog/Mixed-Signal Chip Design for Commercial Automotive and Power Management Applications
- Vimicro Names MIPS Technologies Key Supplier of Analog/Mixed-signal IP and Subsystems
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset