Xilinx Simplifies Design of PCI Express, Gigabit Ethernet and Xaui with New Virtex-5 Protocol Packs
Protocol-specific characterization reports, IP Cores, interoperability data, and technical documentation enable users to rapidly adopt pervasive industry standard interfaces
SAN JOSE, Calif., February 20, 2007 – Xilinx, Inc. (NASDAQ: XLNX), the world’s leading supplier of programmable solutions, today announced the availability of protocol packs for PCI Express®, Gigabit Ethernet, and XAUI for its 65-nm Virtex-5 family of FPGAs. The company also released protocol-specific characterization reports for SONET OC-48/SDH STM-16 and CPRI (Common Public Radio Interface). Each standard protocol pack includes protocol specific physical layer characterization reports, interoperability and compliance reports, intellectual property (IP) cores and documentation to facilitate low-risk and efficient implementation of standardized high-speed serial protocols in Virtex™-5 FPGAs.
“Xilinx has taken the first step to set a direction for the FPGA industry by offering more than just compliance and interoperability information – now offering protocol packs which include protocol specific characterization reports and IP,” said Jag Bolaria, senior analyst at The Linley Group, a leading market research firm. “Now FPGA customers can take advantage of characterization data that is typical for ASSPs, which unlike FPGAs are a point product and do not have to deal with a broad range of applications”.
With twelve of the fifteen announced Virtex-5 family devices shipping today, the protocol packs serve to further enable rapid customer adoption .“As the adoption of high-speed serial I/O protocols continues to increase, our Virtex-5 LXT and SXT devices with their low-power RocketIO GTP transceivers are being deployed in a growing variety of applications,” said Steve Douglass, vice president and general manager of the Advanced Products Division at Xilinx. “By providing protocol-specific device characterization across process voltage and temperature, Xilinx is not only enabling faster design closure and reducing risk, but is also taking a tremendous leap forward in the FPGA business.”
Rigorous Test and Characterization
Virtex-5 LXT samples have been available since May 2006 and all Virtex-5 available devices are now characterized across process corners, voltage and temperature (PVT) for key transceiver performance specifications (such as transmit jitter generation and jitter tolerance), compliance test suites, and rigorous test programs and with third party devices to ensure predictable performance in user applications. The RocketIO™ GTP transceivers in Virtex-5 devices support a multitude of protocols. With protocol specific characterization of this kind, users can reduce design cycle time by orders of magnitudes. To achieve this milestone, Xilinx has employed a layered characterization methodology testing the common aspects of multiple protocols first and then testing protocol-specific requirements.
Compliance Ensured
In addition to protocol characterization, each protocol pack provides interoperability certification data of the solution (device, hard and soft IP including PHY and link layers) ensuring compliance with a standard’s specifications. Xilinx actively participates at standards body certification events to ensure compliance.
Technology | Primary Markets | Application |
---|---|---|
PCI Express | Server, Storage, Networking, Embedded | On-board control plane, Chip-to-Chip, and Plug-in cards |
Gigabit Ethernet | Server, Storage, Networking, Embedded | LAN, SAN |
XAUI | Communications, Networking & Embedded | Fabric interface chips (FIC) & Back-plane |
OC-48/STM-16 | Communications & Networking | MAN & WAN |
CPRI | Wireless | Base Stations |
About Xilinx Virtex-5 FPGAs
Built upon the industry’s most advanced 65nm triple-oxide technology, breakthrough new ExpressFabric technology and proven ASMBL™ architecture, the Virtex-5 family represents the fifth generation in the award-winning Virtex product line. Key design team innovations in process technology, architecture and product development methodology have led to unprecedented performance and density gains with Virtex-5 FPGAs while consuming 45 percent less area than previous generation 90nm FPGAs. For more information visit www.xilinx.com/virtex5.
Pricing and Availability
Xilinx protocol packs are available for free download at http://www.xilinx.com/protocolpack. Xilinx registration and license agreements may apply.
About Xilinx
Xilinx is the worldwide leader in complete programmable logic solutions. For more information, visit www.xilinx.com.
|
Xilinx, Inc. Hot IP
Related News
- Xilinx Delivers Complete Virtex-5 FPGA Solution for XAUI Protocol
- Xilinx Teams With Industry Leaders to Accelerate Time-to-Market With Virtex-5 LXT FPGA Solutions for PCI Express
- Xilinx Accelerates Serial Adoption with New Gigabit Ethernet Development Kit for Virtex-5 FPGAs
- Xilinx Virtex-5 SXT FPGAs Achieve PCI Express v1.1 Compliance
- Xilinx Virtex-5 FPGAs Achieve PCI Express Compliance - World's First FPGAs to Pass All v1.1 Specification Tests
Breaking News
- HPC customer engages Sondrel for high end chip design
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- TSMC drives A16, 3D process technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
E-mail This Article | Printer-Friendly Page |