Xilinx and NSA Deliver New Design Flow and Verfication Process for High Assurance Industry
High Performance Virtex-4 FPGAs enable single chip cryptographic solution
Vienna, VA, February 21, 2007 – At the Software Radio Summit Technical Conference, Xilinx Inc. (NASDAQ: XLNX), the world’s leading supplier of programmable solutions, today announced the results of a joint technology development project with The National Security Agency (NSA) consistent with the Department of Defense’s (DoD) Crypto Modernization initiatives. Enabled by Xilinx Virtex™-4 FPGAs, the new design flow and verification process provides the industry’s first FPGA-based single chip cryptographic solution. Xilinx will be demonstrating the design and verification flow at the Software Radio Summit Technical Conference today in the Sheraton Premiere Hotel at Tyson's Corner.
The jointly developed solution is based on NSA requirements for high-grade cryptographic processing and required an exhaustive analysis to evaluate the security of the Virtex-4 family of FPGAs, and their ability to allow independent functions on a single chip.
“This new technology allows the information assurance industry to maximize the advantages of programmable logic to obtain a true COTS solution to what has historically been a custom process,” said Eric Sivertson, general manager for Aerospace and Defense at Xilinx.
About Xilinx Virtex-4 Platform FPGAs
With more than 100 technical innovations, the Virtex-4 family of domain optimized FPGAs consists of 17 devices and three domain-optimized platforms: Virtex-4 LX FPGAs for logic-intensive designs, Virtex-4 SX FPGAs for high-performance signal processing, and Virtex-4 FX FPGAs for high-speed serial connectivity and embedded processing. Devices are shipping now. For more information on the Virtex-4 product family, visit www.xilinx.com/virtex4.
About Xilinx
Xilinx is the worldwide leader in complete programmable logic solutions. For more information, visit www.xilinx.com.
|
Xilinx, Inc. Hot IP
Related News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- GF and Synopsys Deliver New Reference Flows for GF 22FDX Process: Cloud-Qualified and First Automotive Flow for ASIL-D Designs
- SafeNet Announces Strategic Alliance with Phoenix Technologies to Deliver High Assurance Security Software and Managed Services
- LDRA Announces Extended Support for RISC-V High Assurance Software Quality Tool Suite to Accelerate On-Target Testing of Critical Embedded Applications
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
Breaking News
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
- Secafy selects Siemens' EDA tools for innovative hardware security development
- VeriSilicon Launches Ultra-Low Power OpenGL ES GPU with Hybrid 3D/2.5D Rendering for Wearables
- Cadence to Acquire Arm Artisan Foundation IP Business
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |