Analysis: BDTI Certifies ARC's H.264 Performance
This month BDTI and silicon intellectual property licensor ARC International announced completion of BDTI Solution Certification™ of the H.264 decode performance of the ARC Video Subsystem. The ARC Video Subsystem, the first product to be certified under BDTI's Solution Certification Service, is a programmable subsystem capable of supporting multiple video standards. In certifying the solution, BDTI has independently verified its performance using proprietary BDTI bitstreams and metrics.
H.264 decoder solution performance is reported as the minimum clock rate required to decode BDTI's Primary Operating Point bitstream in real-time. The Primary Operating Point uses the following basic parameter settings: "D1" resolution (720 x 480 pixels), 30 frames per second, Baseline Profile, and a maximum bit rate of 1.5 Mbps.
Two important factors that affect the minimum clock rate required for real-time operation are the number of output "delay buffers" used and the performance of external (main) memory. In recognition of these factors, BDTI has chosen to present the minimum clock rate required by the ARC Video Subsystem for real-time operation for a number of output delay buffer sizes and a range of external memory access times (see Figure 1).
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
- ARC and BDTI Announce the Industry's First Certified H.264 Decoder Performance Benchmark Results
- Allegro introduces world's first H.264/MPEG-4 AVC High-Profile/High-Definition Hardware Video Encoding IP
- Stretch Inc. Introduces World's First 16-Channel H.264 Digital Video Recorder in a PCI-Express Add-in Card
- Mobilygen Announces the Industry's Broadest Range of H.264 HD Codec ICs
- CEVA's Fully Programmable Mobile Multimedia Solution Passes Allegro H.264 Test Suite
Breaking News
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
- Secafy selects Siemens' EDA tools for innovative hardware security development
- VeriSilicon Launches Ultra-Low Power OpenGL ES GPU with Hybrid 3D/2.5D Rendering for Wearables
- Cadence to Acquire Arm Artisan Foundation IP Business
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks