English
Faster verification is the goal at ST
03/05/2007 9:00 AM EST, EE Times
Laurent Ducousso, who manages intellectual-property (IP) verification for STMicroelectronics' Home Entertainment Division, is a man in a hurry. He's in charge of verification for multimillion-gate systems-on-chip (SoCs) that go into consumer products, which have to ship on time. He's succeeding, thanks to a transaction-level SystemC-based approach that both speeds things up and greatly reduces the overall bug count. But debugging and software verification remain challenging. Ducousso recently talked to EE Times editor Richard Goering about ST's verification approach.
Laurent Ducousso, who manages intellectual-property (IP) verification for STMicroelectronics' Home Entertainment Division, is a man in a hurry. He's in charge of verification for multimillion-gate systems-on-chip (SoCs) that go into consumer products, which have to ship on time. He's succeeding, thanks to a transaction-level SystemC-based approach that both speeds things up and greatly reduces the overall bug count. But debugging and software verification remain challenging. Ducousso recently talked to EE Times editor Richard Goering about ST's verification approach.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related News
- INTERCHIP achieves 3x faster verification for next-gen clocking oscillator with Siemens' advanced analog and mixed-signal EDA technology
- Avery Design Systems Verification IP Helps Solid State Storage Controller Startup Validate its Designs and Get to Market Faster
- Breakthrough Synopsys IC Validator Technologies Deliver Faster Physical Signoff Convergence
- Synopsys Delivers 100X Faster Formal Verification Closure for AI, Graphics, and Processor Designs
- STMicroelectronics Standardizes on Synopsys VC Formal for Faster Verification Closure of Leading Microcontroller Designs
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models