Wi-Fi 6 (ax)+BLEv5.4+15.4 Dual Band RF IP for High-End Applications.
Faster verification is the goal at ST
Laurent Ducousso, who manages intellectual-property (IP) verification for STMicroelectronics' Home Entertainment Division, is a man in a hurry. He's in charge of verification for multimillion-gate systems-on-chip (SoCs) that go into consumer products, which have to ship on time. He's succeeding, thanks to a transaction-level SystemC-based approach that both speeds things up and greatly reduces the overall bug count. But debugging and software verification remain challenging. Ducousso recently talked to EE Times editor Richard Goering about ST's verification approach.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
- INTERCHIP achieves 3x faster verification for next-gen clocking oscillator with Siemens' advanced analog and mixed-signal EDA technology
- Avery Design Systems Verification IP Helps Solid State Storage Controller Startup Validate its Designs and Get to Market Faster
- Breakthrough Synopsys IC Validator Technologies Deliver Faster Physical Signoff Convergence
- Synopsys Delivers 100X Faster Formal Verification Closure for AI, Graphics, and Processor Designs
- STMicroelectronics Standardizes on Synopsys VC Formal for Faster Verification Closure of Leading Microcontroller Designs
Breaking News
- intoPIX Powers Ikegami's New IPX-100 with JPEG XS for Seamless & Low-Latency IP Production
- Tower Semiconductor and Alcyon Photonics Announce Collaboration to Accelerate Integrated Photonics Innovation
- Qualcomm initiates global anti-trust complaint about Arm
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- SiliconIntervention Announces Availability of Silicon Based Fractal-D Audio Amplifier Evaluation Board
Most Popular
- Qualcomm initiates global anti-trust complaint about Arm
- Siemens acquires Altair to create most complete AI-powered portfolio of industrial software
- Alphawave Semi Reveals Suite of Optoelectronics Silicon Products addressing Hyperscaler Datacenter and AI Interconnect Market
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- Rapidus Announces Strategic Partnership with Quest Global to Enable Advanced 2nm Solutions for the AI Chip Era