Xilinx Delivers Virtex-5 LX330T Device - World's Largest FPGA with Serial Transceivers
Delivery of 65nm LX330T enables high density system integration using built-in PCI Express endpoint and tri-mode Ethernet MAC blocks
SAN JOSE, Calif., March 14, 2006 – Xilinx, Inc. (NASDAQ:XLNX), today announced delivery of the Virtex™-5 LX330T device, the industry's largest FPGA with high-speed serial transceivers. The Virtex-5 LX330T device delivers both high performance and low power using an advanced power-saving 65nm process technology and ultra-fast ExpressFabric™ technology. The Virtex-5 LX330T device extends the density leadership previously held by the Virtex-5 LX330 device announced last year, combining the industry’s lowest power serial transceivers, consuming less than 100mW per channel at 3.2Gbps, and the industry’s only built-in PCI Express™ endpoint and tri-mode Ethernet MAC blocks. The ratio of IO, memory, and logic density allows the Virtex-5 LX330T device to address ASIC prototyping and development, wired and wireless communications, and test and measurement application requirements.
“Customers are looking for single chip solutions to increase performance, reduce design complexity, and reduce time to market. These designs, often ASIC prototyping and emulation, as well as applications such as routers, backplane switches, and traffic management solutions, require a migration from parallel to serial to increase IO bandwidth. The Virtex-5 LX330T device addresses all these requirements while integrating PCI Express sub-system and Gigabit Ethernet MAC blocks to provide a comprehensive solution with the greatest ease of use,” said Steve Douglass, vice president of Development Engineering of the Advanced Products Division at Xilinx.
About the Virtex-5 LXT Platform
The LXT platform is comprised of six devices offering up to 330,000 logic cells, 900 user I/Os, 11.6-Mbits block RAM, 3.4-Mbits of distributed RAM, 24 high-speed transceivers, plus built-in PCI Express and tri-mode Ethernet intellectual property (IP) blocks. Xilinx also provides ISE v9.1i design tools including ChipScope™ Pro and the award-winning PlanAhead™ tool, protocol packs and development boards that enable customers to start designing and prototyping in the Virtex-5 LXT platform today.
Pricing and Availability
Xilinx has been delivering the benefits of 65nm Virtex-5 FPGAs since May 2006, and is now delivering 12 devices across three platforms (LX, LXT, and SXT). Engineering samples of the Xilinx Virtex-5 LX330T device are shipping now and may be purchased through Xilinx distributors at www.xilinx.com/onlinestore/silicon/online_store_v5.htm.
Detailed pricing information on the Xilinx Virtex-5 LX330T device is available through Xilinx sales offices and distributors. Xilinx Virtex-5™ EasyPath FPGAs offer a conversion-free path to high volume with up to 75 percent cost reduction. Virtex-5 EasyPath FPGA devices are available now for design with volume production in mid-2008. Visit www.xilinx.com/virtex5 or www.xilinx.com/easypath for more information.
About Xilinx
Xilinx is the worldwide leader in complete programmable logic solutions. For more information, visit www.xilinx.com.
|
Xilinx, Inc. Hot IP
Related News
- Xilinx Delivers 65nm Virtex-5 LX330 - Industry's Largest FPGA
- Xilinx Delivers Virtex-5 LXT FPGAs With Industry's First Built-In PCI Express Block And Low-Power Serial I/O
- Xilinx Delivers Complete Virtex-5 FPGA Solution for XAUI Protocol
- Xilinx Virtex-5 LXT Platform FPGAs Used in NEC's SX-9; World's Fastest Vector Supercomputer
- VMETRO's Serial FPDP IP Core Supports Xilinx Virtex-5 FPGAs
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |