BOPS Appoints Zafar Malik as Vice President of Design Services
High-Performance Core Provider Enhances Design Services Organization To Service Its Growing Customer Base
MOUNTAIN VIEW, Calif., June 5, 2000 -- BOPS, Inc., a leading programmable DSP core provider, today announced that the company has appointed Zafar Malik as vice-president of design services. Malik joins BOPS executive team and is responsible for providing design services to BOPS' customers.
BOPS develops and licenses high-performance DSP cores as well as providing top tier OEMs with hardware, software tools and engineering support to quickly and efficiently design Internet, multimedia and communications products using the BOPS ManArray? DSP core family.
Carl Schlachte, BOPS CEO, remarked, "Zafar Malik's design and design management experience will greatly enhance our ability to effectively support our customers to achieve the results they require for their high-performance DSP based, System on Chip designs using our synthesizable cores for their Internet, multimedia and communications products."
Zafar Malik joins BOPS with over 20 years of design management and design experience. Most recently, he was with Hitachi Semiconductor, where he was Director of ASSP (Application Specific Standard Products) and was involved in designs using cores for the communications market. Prior to this, Malik held design and design management positions at Samsung Microelectronics, Fujitsu Microelectronics, and Texas Instruments. Malik holds a MBA degree from St. Edward's University, Austin, Texas and a MSEE degree from the University of Missouri, Columbia, Missouri.
About BOPS, Inc.
BOPS, Inc. is a Mountain View, Calif.-based company that develops and licenses high performance, scalable and reusable DSP cores and compiler and software tool products for high-volume, SOC-based applications for the Internet, multimedia and wireless communications markets.
ManArray DSP cores accelerate a SOC manufacturers? time from product concept to high-volume shipment. The ManArray technology has been designed to integrate with MIPS® and ARM? processor-based SOCs.
For information contact:
Renee Anderson
BOPS, Inc.
650 330-8410
-or-
Georgia Marszalek
BOPS PR Counsel
650 345 7477
Notes to editors:
Photo available on request
BOPS: Billions of Operations Per Second
DSP: Digital Signal Processor
SOC: Systems-on-Chip
Related News
- CoWare Appoints Allen Spence Vice-President Worldwide Services
- Xilinx Appoints Patrick Little Vice President Of Worldwide Sales & Services
- CoWare Appoints Dr. Heinz Holzapfel Vice President of New Application Services and IP Integration Organization
- Breker Verification Systems Appoints Andy Stein Vice President of Worldwide Sales as Company Scales New Business Opportunities
- MosChip Technologies Appoints Semiconductor Industry Veteran, DVR Murthy As "Vice President of Strategic Initiatives" to Implement and Execute Expanded Solution Offerings
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |