Altera Ships Industry's First 65-nm Low-Cost FPGA
Cyclone III FPGAs Deliver an Unprecedented Combination of Power, Functionality and Cost for Wireless, Video, Display and Other Cost-Sensitive Applications
San Jose, Calif., March 19, 2007—Altera Corporation (NASDAQ: ALTR) today announced the immediate availability of the Cyclone® III family, the industry’s first 65-nm low-cost FPGAs. Cyclone III FPGAs consume 75 percent less power than competing FPGAs and deliver 5K to 120K logic elements (LEs), up to 4 Mbits of memory and up to 288 digital signal processing (DSP) multipliers. At 20 percent lower cost per LE than the previous generation, the Cyclone III family enables designers to use FPGAs in more cost-sensitive applications than previously possible.
"We have received our first Cyclone III devices and are adopting them for our high-performance embedded motor control programs," said Eric Wildi, chief electronics officer at Emerson Climate Technologies. "The compelling architecture innovations in Cyclone III FPGAs, such as performance and abundant memory, enable us to cost-effectively deliver greater functionality compared to conventional microcontroller and DSP solutions."
Leveraging TSMC’s 65-nm low-power (LP) process, Cyclone III FPGAs offer low power, a rich supply of logic, memory and DSP capabilities. Cyclone III FPGAs enable more applications than any other low-cost FPGA family in the history of programmable logic.
"The Cyclone III family can handle more applications than any other competing solution because of its unprecedented combination of low power, high functionality and low cost," said Jordan Plofsky, senior vice president of marketing at Altera. "More than 250 customers who participated in the Altera® early access program are already designing Cyclone III FPGAs into a wide range of applications that target consumer, automotive, military, industrial and wireless communications markets."
More Resources for More Applications
Here are just a few examples of what engineers can achieve exclusively with Cyclone III devices:
Software Defined Radio (SDR): Cyclone III devices enable the integration of SDR waveforms in a single device for less than 0.5 W of static power. The Cyclone III family’s ability to deliver the necessary logic, memory, DSP multipliers and cost are unmatched in integrating these waveforms in a single device.
A prime example is Rockwell Collins’ secure mobile military communication programs, where size, weight, power and cost are the factors that matter. The Cyclone III family enables the company to design systems with best-in-class specifications in each of these areas, and ultimately enables new applications that were not possible before. Deployment risk is another key factor, which Altera has reduced by delivering first Cyclone III devices to Rockwell Collins ahead of schedule.
Wireless: Compared to the previous generation and competing products, the low power, high density and ample DSP capabilities of Cyclone III FPGAs allow designers to use the low-cost family in a broad range of new wireless applications, such as digital IF and baseband functions in wireless pico base stations.
Video and Image Processing: Only Cyclone III FPGAs offer the right combination of DSP multipliers, memory and logic for video system I/O, video compression encoding, and video and image processing applications. In fact, customers can implement a full H.264 encoder for under $20 or implement high-definition (HD) scaling for under $5.
"With the Cyclone III family, Altera has provided the first memory- and DSP-rich FPGAs that are ideal for cost-sensitive applications," said Professor Stéphane Mallat, CEO of Let It Wave. "Using Cyclone III FPGAs enables Let It Wave to deliver our advanced video processing at price points that are attractive to the consumer market."
Displays: Cyclone III devices are optimized for display applications and are the first low-cost FPGAs to meet all 1080p HDTV performance requirements. Altera built the Cyclone III family with display-specific I/O interface support (mini-LVDS, Reduced Swing Differential Signaling and Point-to-Point Differential Signaling), more outputs per phase-locked loop (PLL) compared to the previous generation and dynamically reconfigurable PLLs to support changing refresh rates. As a result, customers can design a single platform for a wide range of display sizes and resolutions for as little as $4. Customers can also use Cyclone III devices alongside existing ASIC/ASSP devices to improve picture quality and features.
"The low power consumption and low cost of Cyclone III FPGAs make them attractive for many of our products. We have received our first devices and will be using them for video processing and driving the displays in our next-generation marine navigation products," said Fabio Galli, hardware development manager for the Marine Electronics Division at global positioning system (GPS) technology manufacturer Navman. "Also, the abundant memory and multiplier resources in Cyclone III devices enable us to use FPGAs in applications that would have previously required DSP processors or ASSPs."
For more about these applications and many more, see www.altera.com/cyclone3-markets.
Customers can start designing for the Cyclone III family today in version 7.0 of the Quartus® II design software (see related release at www.altera.com/corporate/news_room/releases/products/nr-qii70.html) with support for all family members in the subscription and free web editions of the software. The Cyclone III family support in Quartus II Web Edition marks the highest device density available within any FPGA vendor’s free software package, enabling the largest number of designers around the world to access the entire range of Altera’s advanced 65-nm low-cost FPGAs. For a limited time, Altera is also making available to customers free ModelSim®-Altera Web Edition software. In addition to the Quartus II software, Altera’s complete design environment includes access to a library of proven intellectual property, application-specific reference designs, low-cost development kits starting at just $199, and Nios® II processors, the world's most versatile embedded processors.
Pricing and Availability
The Cyclone III EP3C25 is shipping now to customers, with production devices scheduled to be available starting in August 2007. All eight members of the Cyclone III family will be shipping in production by the end of 2007. Pricing is $4.00 for the EP3C5E144C8 for 500Ku. For more information about Cyclone III FPGAs, please visit www.altera.com/cyclone3.
About Altera
Altera’s programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more at www.altera.com.
|
Intel FPGA Hot IP
Related News
- Altera Ships Industry's Largest, Low-Cost FPGA
- Altera Ships Arria GX Development Kit for Low-Cost FPGA Transceiver-Based Designs
- TTP Controller IP in Altera's Low-Cost Cyclone FPGA Families for Aerospace Applications
- Altera's New $150 Cyclone II Starter Kit Enables Quick and Easy Low-Cost FPGA Design
- GiDEL Ships PROCSpark II Development Board Featuring Altera's Low-Cost FPGAs
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |