Silterra and Novelics Demonstrate Low Power coolSRAM-1T(TM)
1T Memory Solution Offers Cost Advantage and Low Leakage Power
KULIM, Malaysia & ALISO VIEJO, Calif. -- March 20, 2007 -- Memory design specialist Novelics and Silterra Malaysia Sdn. Bhd. today announced that the companies have successfully demonstrated Novelics' coolSRAM-1T® ultra-high-density memory intellectual property (IP) in Silterra's 0.13-micron CMOS process. This memory is substantially smaller than those commonly implemented in today's system-on-chip (SoC) designs, resulting in significant cost savings for a wide range of end products.
Based on Novelics' patented memory architecture, coolSRAM-1T is a complete memory sub-system that includes the cell arrays, associated logic, and self-refresh circuitries, making it a simple drop-in solution. coolSRAM-1T is based on standard CMOS process technology and requires no extra mask layers or doping.
The coolSRAM-1T is generated by Novelics' MemQuest(TM) memory compiler to provide high flexibility, productivity, and efficiency. The compiler can generate any macro size and configuration.
"Some of our customers require several megabits of embedded memory to improve performance and lower the overall system cost. The coolSRAM-1T is a very attractive solution for them," said Kevin Bligh, Vice President of Worldwide Sales and Marketing for Silterra. "It is an enabling technology for the applications that we have targeted for our CL130G process."
Customers can benefit from coolSRAM-1T to reduce die size and cost. Novelics' coolSRAM-1T memory IP can offer more than double the density of traditional SRAM blocks. coolSRAM-1T's efficient architecture also reduces leakage power consumption.
"The strategic partnership with Novelics enables Silterra to bring a scalable and innovative coolSRAM-1T IP solution to semiconductor market," Farzad Zarrinfar, President of Novelics, stated. "We are excited to offer coolSRAM-1T to Silterra customers to allow them to reduce the size of large embedded memories and decrease leakage power consumption for applications such as wireless and portable devices."
Novelics and Silterra plan to jointly market coolSRAM-1T memory IP to their customers. coolSRAM-1T is available now from Novelics in Silterra's CL130G process.
Silterra's production proven CL130G, a leading foundry matched CMOS technology, is an all-copper process with fully characterized mixed-signal and RF options. An extensive portfolio of design intellectual properties (IP) and libraries optimized for the process are available to customers.
About Silterra Malaysia Sdn Bhd:
Market demand driven, Silterra Malaysia Sdn Bhd is a semiconductor wafer foundry offering major foundry compatible CMOS logic, high-voltage and mixed-signal/RF technologies down to 0.13-micron feature size. This includes complete, competitive contract manufacturing for fabless and IDM customers' designs. Silterra's wafer fab has a design capacity of 40,000 eight-inch wafers per month.
Environmentally vigilant, Silterra delivers award winning, world-class performance to its customers seeking flexible capacity, competitive advantages and around the clock customer support. Silterra is ISO 9001:2000 and ISO 14001 certified. Founded in 1995, the company's headquarters and factory are located in Malaysia's Kulim High-Tech Park, and Silterra has sales and marketing offices in San Jose (California) and Hsinchu (Taiwan).
For additional information on Silterra or its services, please visit www.silterra.com.
About Novelics:
Novelics, headquartered in Aliso Viejo, California, supplies a portfolio of innovative embedded memory IPs for low power and high performance ASICs, ASSPs, and SoC designs. Novelics' compiler-driven 'cool' and 'zero-leakage' Memory IPs include OTP, SRAM-1T, SRAM-6T, high Speed Cache, Register-Files, CAM and ROM.
These differentiated memory IPs are implemented with standard logic CMOS process with no additional masks or process steps to minimize cost, as well as maximize reliability and portability.
Our customers compete in low power consumer, industrial, wireless applications, high speed computing and networking. For more information, please visit www.novelics.com or email a request to info@novelics.com.
|
Novelics Hot IP
- Synchronous single-port, dual-port, and two-port register files
- low power, high speed, and high density configurable CAM
- Low power, high speed, and high density Configurable ROM
- Low power, high speed, and high density configurable Double Density SRAM
- Low power, high speed, and high density configurable SRAM
Related News
- Novelics Introduces Silicon-Proven coolSRAM-1T for SoC Designers with Large Embedded Memory Needs
- Analog Bits to demonstrate Low Power SERDES at TSMC's Open Innovation Platform Ecosystem Forum
- Cypress Introduces Next Generation Of 2.4-GHz WirelessUSB(TM) Radio-on-a-Chip With Low Power Consumption
- Analog Bits to Demonstrate Power Management and Embedded Clocking and High Accuracy Sensor IP at the TSMC 2024 Open Innovation Platform Ecosystem Forum
- Advanced USB 3.0 IP in 22nm boasting a very low power ULP and ULL Technology Licensed to Over 10 Global Customers
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |