Virage Logic Adds Liberty Composite Current Source Model Support to Memory and Logic IP
CCS Models Significantly Improve Accuracy for 65-nm and Below Semiconductor IP
MOUNTAIN VIEW, Calif. and FREMONT, Calif. -- March 29, 2007 -- Synopsys, Inc., a world leader in semiconductor design software and Virage Logic Corporation, the semiconductor industry's trusted IP partner and pioneer in Silicon Aware IP(TM), today announced support of Composite Current Source (CCS) models for all advanced process node versions of Virage Logic's Self Test and Repair (STAR) Memory, Area, Speed and Power (ASAP) Memory(TM) and ASAP Logic(TM) Standard Cell product lines. Used in conjunction with the Synopsys Galaxy(TM) Design Platform, the high-accuracy CCS timing and noise models allow the designer to reduce guard-band margins during design implementation and sign-off, thus improving design performance and reducing design iterations. CCS models are proven to deliver sign-off level accuracy to within 2 percent of HSPICE® simulation as seen at leading semiconductor companies. Virage Logic will be presenting the details of its CCS-supported semiconductor intellectual property (IP) product portfolio as part of the CCS technology tutorial at the Synopsys Users' Group (SNUG) San Jose meeting on April 3.
"Customers look to Virage Logic for silicon-proven, high-quality semiconductor IP, particularly as they move to the advanced process geometries of 65 nanometers and below," said Ken Potts, vice president of product marketing at Virage Logic. "CCS models provide the accuracy and flexibility needed to model our advanced process technology memory and standard cell products to ensure our customers can proceed with confidence on their complex SoC designs."
CCS modeling technology, part of the open-source Liberty(TM) library modeling standard, enables highly accurate and comprehensive modeling of nanometer effects that encompass timing, signal integrity and power. CCS modeling technology is very adaptable, allowing for non-linear voltage or temperature scaling as well as the modeling of process variation. CCS models simplify advanced low-power design flows such as multi-Vt and multi-Vdd, as well as dynamic voltage and frequency scaling. There is significant industry- wide momentum behind CCS modeling technology with library availability from all leading IP vendors, foundries and integrated device manufacturers (IDMs).
"Our customers need world-class design implementation solutions coupled with high-accuracy, silicon-proven IP," said Bijan Kiani, vice president of marketing, Synopsys Implementation Group. "CCS-supported semiconductor IP from a leading provider such as Virage Logic used in conjunction with the Synopsys Galaxy Design Platform is a recipe for success for our mutual customers."
Availability
CCS timing and noise models are expected to be available for all Virage Logic's advanced process node products beginning in Q3 calendar 2007.
About Synopsys
Synopsys, Inc. is a world leader in electronic design automation (EDA) software for semiconductor design. The company delivers technology-leading semiconductor design and verification platforms and IC manufacturing software products to the global electronics market, enabling the development and production of complex systems-on-chips (SoCs). Synopsys also provides intellectual property and design services to simplify the design process and accelerate time-to-market for its customers. Synopsys is headquartered in Mountain View, California, and has more than 60 offices located throughout North America, Europe, Japan and Asia. Visit Synopsys online at www.synopsys.com .
About Virage Logic
Founded in 1996, Virage Logic Corporation rapidly established itself as a technology and market leader in providing advanced embedded memory intellectual property (IP) for the design of complex integrated circuits. Today, as the semiconductor industry's trusted IP partner, the company is a global leader in IP platforms comprising embedded memories, logic, and I/Os, and is pioneering the development of a new class of IP called Silicon Aware IP(TM). Silicon Aware IP tightly integrates Physical IP (memory, logic and I/Os) with the embedded test, diagnostic, and repair capabilities of Infrastructure IP to help ensure manufacturability and optimized yield at the advanced process nodes. Virage Logic's highly differentiated product portfolio provides higher performance, lower power, higher density and optimal yield to foundries, integrated device manufacturers (IDMs) and fabless customers who develop products for the consumer, communications and networking, hand-held and portable, and computer and graphics markets. The company uses its FirstPass-Silicon(TM) Characterization Lab for certain products to help ensure high quality, reliable IP across a wide range of foundries and process technologies. The company also prides itself on providing superior customer support and was named the 2006 Customer Service Leader of the Year in the Semiconductor IP Market by Frost & Sullivan. Headquartered in Fremont, California, Virage Logic has R&D, sales and support offices worldwide.
|
Related News
- Virage Logic's 45nm and 28nm SiWare Memory Compilers Automatically Support Calypto's PowerPro MG tool
- MSIM Simulator with 5X~10X Speedup for Characterizing CCS Timing Model of Cell Library
- SmartDV Adds Support for Verilator Open Source HDL Verilog Simulator
- Northwest Logic Uses Avery Design System’s High Bandwidth Memory (HBM) Model to Verify Its High-Performance HBM Controller IP Core
- GLOBALFOUNDRIES Offers Enhanced 55nm CMOS Logic Process with ARM Next-Generation Memory and Logic IP Support for Low Voltage
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |