Multi-Protocol Engine with Classifier, Look-Aside, 5-10 Gbps
Memscap releases inductor library
![]() |
Memscap releases inductor library
By Craig Matsumoto, EE Times
May 31, 2000 (10:33 a.m. EST)
URL: http://www.eetimes.com/story/OEG20000531S0007
SAN JOSE, Calif. Memscap SA (Grenoble, France) is making available a library of inductors based on microelectromechanical systems (MEMS) for the wireless market. The parts are meant to replace multiple passives typically found alongside RF chips in devices such as cellular phones. By integrating passive components, Memscap claims to be making one-chip RF devices possible. The MEMS-based inductors are provided almost like silicon cores. Memscap licenses the manufacturing processes to insert its structures atop existing silicon circuitry, using a copper-on-insulator process and flip-chip assembly. In the case of inductors, the volume-production nature of the process turns out to be cheaper than adding discrete parts. "Each inductor [under our process] would cost about 10 cents. You can't find anything [in a discrete inductor] less than 15 cents," said Jean-Michel Karam, president and chief executive of Memscap. "We have people who asked us to deliver these inductors separately, as a surface-mount package." The inductors are available now in library form, meaning Memscap will transfer the manufacturing technology to a customer's fab or foundry. Memscap also can be hired to add the inductors to wafers through its foundry partner, PHS-MEMS. Caps come next In July, Memscap plans to offer tunable capacitors using the same add-on process. The company is separately working on an optical cross-connect along the lines of the micromirror structures announced by companies such as Xros Inc. or Optical Micro Machines Inc. Memscap is producing 2 by 2 parts for "a major U.S. telecom company" and is working on larger parts, hoping to develop an easily reproducible manufacturing process for them.
Related News
- Certus releases radiation-hardened I/O Library in GlobalFoundries 12nm LP/LP+
- Certus Semiconductor releases I/O library in TowerJazz's 65nm process
- Certus Semiconductor releases ESD library in GlobalFoundries 12nm Finfet process
- Imperas releases new updates, test suites, and functional coverage library to support the rapid growth in RISC-V Verification
- SEGGER releases Floating-Point Library for RISC-V
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |