Altera's Triple-Speed Ethernet MegaCore Function Successfully Completes UNH-IOL Conformance Testing
San Jose, Calif., April 3, 2007—Altera Corporation (NASDAQ:ALTR) today announced that its Triple-Speed Ethernet MegaCore® function has successfully verified compliance with the IEEE 802.3 specification by the University of New Hampshire InterOperability Laboratory (UNH‑IOL). In addition to the MAC and 1000 BASE-X PCS test suites, the Triple-Speed Ethernet MegaCore function, implemented on Stratix® II and Stratix II GX devices, passed the independent lab’s point-to-point interoperability, auto-negotiation and flow control test suites.
“Devices with Gigabit Ethernet are scaling to support larger, more demanding and varied network architectures,” said Michael Henninger, UNH-IOL Gigabit Ethernet consortium manager. “It’s reasonable to assume that products undergoing thorough testing at a foundational level are better prepared to reliably deliver data across these networks.” The UNH-IOL is devoted to testing and debugging products for interoperability and conformance to standards in various facets of networking. For more information, visit the UNH-IOL website at www.iol.unh.edu.
The Altera® Triple-Speed Ethernet MegaCore function addresses applications ranging from telecom to medical to industrial automation. Customers can utilize Altera’s SOPC Builder system integration tool to accelerate integration of the MegaCore function with the Nios® II embedded processor to build both control and data plane applications.
“UNH-IOL conformance testing of the Triple-Speed Ethernet MegaCore function is a significant milestone in Altera’s continued commitment of enabling customers to rapidly build Ethernet solutions.” said Steve Mensor, senior director, IP and technology marketing at Altera.
Learn More at Embedded Systems Conference Silicon Valley
A demonstration of the Triple-Speed Ethernet MegaCore function will be shown by Altera in booth 1738 during the Embedded Systems Conference (ESC) in San Jose, on April 3 to 6. The Altera booth will also include demonstrations of the Nios II embedded processor, the recently announced Cyclone® III and Stratix III FPGAs, and the latest advances in SOPC Builder system development tools. Additionally, at Altera's open forum area, designers can learn how Altera and their partners offer the ultimate in embedded design versatility.
About Altera
Altera programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more at www.altera.com.
|
Altera Hot IP
Related News
- inSilicon Launches Triple-Speed Gigabit Ethernet MAC Subsystem for SOC Designs
- UNH-IOL Meets Industry Need for 50, 100, 200 and 400 Gigabit Ethernet Testing Services
- Mobiveil successfully completes RapidIO 3.1 IP (GRIO) interoperability testing with IDT's next generation RXS 50Gbps RapidIO switch
- Mobiveil's UNEX NVM Express IP Passes University of New Hampshire InterOperability Laboratory (UNH-IOL) Testing
- Xilinx's 10GBASE-KR Solution Passes Full Electrical and Protocol Testing for Backplane Applications
Breaking News
- Arteris Wins Two Gold and One Silver Stevie® Awards in the 2025 American Business Awards®
- Faraday Adds QuickLogic eFPGA to FlashKit‑22RRAM SoC for IoT Edge
- Xylon Introduces Xylon ISP Studio
- Crypto Quantique announces QRoot Lite - a lightweight and configurable root-of-trust IP for resource-constrained IoT devices
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
Most Popular
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- Synopsys and TSMC Usher In Angstrom-Scale Designs with Certified EDA Flows on Advanced TSMC A16 and N2P Processes
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- M31 Collaborates with TSMC to Advance 2nm eUSB2 IP Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |