English
Commentary: ESL should drive emulation
Shiv Tasker from Bluespec Inc. and Lauro Rizzatti from EVE USA.
(04/13/2007 3:07 PM EDT), EE Times
Conventional wisdom says that when it comes to design, you can either have a design that simulates quickly, but is not accurate. Or, you can have one that is hardware accurate but runs far too slowly for meaningful software debug or architectural performance analysis.
There are hardware acceleration-based techniques that range from off-the-shelf field programmable gate array (FPGA) boards to emulation platforms and multi-million dollar hardware accelerators that can take a detailed hardware implementation and speed up its execution. All require a register transfer level (RTL) representation of the design, which, of course, brings in a new consideration — the time and cost that it takes to develop an RTL model.
While it is relatively inexpensive and quick to develop a functional model, it is time and resource consuming to develop RTL code. These models cannot be developed in a timely fashion to affect design decisions. Further, as software becomes more of a bottleneck to shipping a product, there is a huge need for a platform on which one can begin software testing earlier in the development process.
(04/13/2007 3:07 PM EDT), EE Times
Conventional wisdom says that when it comes to design, you can either have a design that simulates quickly, but is not accurate. Or, you can have one that is hardware accurate but runs far too slowly for meaningful software debug or architectural performance analysis.
There are hardware acceleration-based techniques that range from off-the-shelf field programmable gate array (FPGA) boards to emulation platforms and multi-million dollar hardware accelerators that can take a detailed hardware implementation and speed up its execution. All require a register transfer level (RTL) representation of the design, which, of course, brings in a new consideration — the time and cost that it takes to develop an RTL model.
While it is relatively inexpensive and quick to develop a functional model, it is time and resource consuming to develop RTL code. These models cannot be developed in a timely fashion to affect design decisions. Further, as software becomes more of a bottleneck to shipping a product, there is a huge need for a platform on which one can begin software testing earlier in the development process.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards