Mixel Announces the Availability of Its 4.25 Gbps High Performance, Highly Programmable, SerDes IP's Characterization Report
SAN JOSE, Calif.-- April 17, 2007 -- Mixel Inc. today announced the availability of its MXL-SRDS-4254's extensive characterization report. The MXL-SRDS-4254 is a high performance quad SerDes IP with the highest programmability available on the market. It is targeted for a broad range of serial interface standards. This high performance, low power IP has four channels, each running at 1 to 4.25 Gbps. The IP is silicon-proven in TSMC and Chartered 130nm process technologies. The extensive characterization report is now available.
"The MXL-SRDS-4254 is by far the most programmable SerDes available on the market," said Ashraf Takla, Mixel President and CEO. "The highly programmable features of our 2nd generation SerDes technology, together with the exceptionally low jitter performance, high input jitter tolerance, and low-power dissipation, make the MXL-SRDS-4254 a unique solution for SOC applications. We have invested in the resources needed to extensively characterize our most advanced IPs as we sharpen our focus on commercializing Mixel's technology. The result is a full characterization report that shows superior performance and high yield," he added.
Some of the unique features of the MXL-SRDS-4254 are the programmable output voltage-swing, programmable termination resistors at the transmitter and receiver, programmable transmitter pre-emphasis, programmable receiver post-equalization, programmable frequency multiplication factor, and wide data-rate range. The De-Serializer can tolerate large number of transition-free UI, and have high tolerance to frequency mismatch. The modular design offers great flexibility for different channel configurations and the robust design facilities porting to other processes and foundries.
The IP has been extensively characterized to further validate its production worthiness. A full set of characterization data is now available for review.
About Mixel
Mixel Inc. is a leading provider of silicon-proven mixed-signal IP cores. Mixel provides its customers and partners with outstanding mixed-signal IP cores, creating in the process a differentiating technology that helps set their products apart. Mixel's mixed-signal IP portfolio includes SerDes (compatible with PCI-Express, SATA, RapidIO, XAUI, and Fibre Channel), Transceivers (LVDS, MIPI, MDDI, DDR2, PCI-X, SSTL, HSTS, CE-ATA, CardBus, and Parallel ATA), PLL, DLL, ADC, DAC, Low-voltage detectors and low-voltage BGR. More information can be found at www.mixel.com.
|
Mixel, Inc. Hot IP
Related News
- Xilinx Announces Immediate Availability of Industry's First 4 Gbps Programmable Fibre Channel Solution
- LSI Logic Speeds Fibre Channel Solutions to Market With 4.25 Gigabits Per Second GigaBlaze(R) SerDes Core
- Mixel Announces Availability of the World's First MIPI C-PHY/D-PHY Combo IP Supporting 30 Gbps
- Xilinx Announces Availability of Industry's First High Performance DDR4 Memory Solution
- eSilicon Licenses Avago Technologies' High Performance Embedded SerDes Cores
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |