OneSpin Enhanced 360 Module Verifier Delivers Industry's Firt Complete Multi-Configuration IP Verification Solution
Verifies Multiple IP Configurations in One Shot, Slashing Verification Cost and Effort
MUNICH, Germany and SUNNYVALE, Calif. – May 14, 2007 – OneSpin Solutions GmbH, an electronic design automation (EDA) company that provides award-winning, customer-proven formal verification solutions, today announced the enhancement of its flagship OneSpin 360™ Module Verifier (360MV) has led to the industry’s first complete, one-shot verification solution for configurable Intellectual Property (IP) components. The solution simultaneously verifies multiple configurations that can be generated from a configurable IP, significantly reducing the time, effort and cost incurred by multiple, individual verifications, each of which constitutes a major verification challenge in and of itself. The enhanced 360 MV supports the verification of IP with configurable functionality, such as optional memory-management units, or configurable synchronous or asynchronous FIFO implementations, and configurable dimensions, such as configurable bus-widths, FIFO depths, or register counts.
In contrast to simulation and assertion-based verification approaches, OneSpin 360 MV performs an efficient, complete, one-shot verification of multiple configurations, ensuring that each individual configuration functions error-free. The enhanced 360 MV thus eliminates the necessity to instantiate multiple configurations and verify them individually. OneSpin will demonstrate its 360 MV verification solution in Booth #1784 at the Design Automation Conference in San Diego, Calif., June 4-8, 2007.
Peter Feist, OneSpin’s president and chief executive officer, said, “Formal functional verification used to be a niche technology to increase the quality of a few critical components, and it required significant effort by personnel with advanced skills. Our customer-driven product enhancements combine the highest achievable verification quality with superior productivity and ease-of-use, transforming formal functional verification into a broadly applicable, efficient and robust engineering practice. The simultaneous verification of multiple IP configurations is the next step in our mission to reduce our customers’ verification effort and increase their verification productivity.”
Wolfram Büttner, Managing Director and CTO of OneSpin, added, “More then 10 years of continuous, application-driven innovation has established 360 MV’s technological leadership in formal functional verification. Verification of configurable IP is one further step on our advanced technology roadmap – one of many that will continue to provide our customers with a distinctive best-in-class module and IP verification solution, enabling them to succeed in a highly challenging and competitive market.”
OneSpin’s 360 MV is the only EDA verification solution to efficiently achieve error-free functional operation and true functional sign-off for a broad range of modules and IP, such as peripherals, processors and sub-systems of up to a few hundred thousand lines of RTL-code. It delivers a high, predictable verification productivity of 2,000 to 4,000 lines of fully verified code per engineer-month. 360 MV deploys a comprehensive, customer-proven methodology that guides engineers from verification planning to the final, documented functional sign-off. Unlike other functional verification approaches, 360 MV performs a completeness analysis that automatically detects and locates verification gaps, enabling the verification team to close them. Completeness analysis provides an objective, automatically-checked verification termination criterion, which certifies 100% input scenario coverage and 100% output behavior coverage – the highest coverage that any functional verification can achieve.
Feist added, “This most recent product enhancement, which comes as a standard part of the 360 MV solution, applies these unique capabilities to the efficient verification of configurable IP and further enhances 360 MV’s technology leadership in terms of functionality, productivity and broadness of its application scope.”
ABOUT ONESPIN SOLUTIONS
Electronic Design Automation (EDA) company OneSpin Solutions provides award-winning, customer-proven functional verification solutions for ASIC and FPGA designs that ease and speed verification, and deliver the highest achievable functional quality. OneSpin's patented technology builds on more than 270 engineer-years of innovation, development and application experience in formal verification and is field-proven on hundreds of complex designs. Market-leading telecommunications, automotive, computer, and embedded system companies rely on OneSpin's technology to reduce their verification effort and costs; achieve true functional sign-off for their complex subsystems, processors and peripherals; and preserve this level of quality through subsequent design phases. Privately held, OneSpin was founded in 2005 and has offices in Munich, Germany and Sunnyvale, Calif. For further information please visit http://www.onespin-solutions.com/ or contact the local offices at Theresienhoehe 12, 80339 Munich, Germany, Phone: +49 89 99013 0, Fax: +49 89 99013 400; and 1183 Bordeaux Drive Suite 16, Sunnyvale, CA 94089, Phone: 408.734.1900, Fax: 408.734.1905.
|
Related News
- OneSpin Solutions Enters EDA Market with Breakthrough Formal Verification Solution; OneSpin 360 Module Verifier First to Enable True Functional Sign-off and Risk-Free IP Reuse
- Clue Technologies adopts OneSpin's verification solution for avionic computing systems
- Synopsys Delivers Industry's First Ethernet 800G Verification IP for Next-Generation Networking and Communications Systems
- Aldec's Active-HDL Verification Capabilities Enhanced to Support SystemVerilog Constructs and UVM
- Synopsys Delivers Industry's First USB4 Subsystem Verification Solution, VIP, and Test Suite for High-performance USB Architecture
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |