Cadence Speeds Adoption of Wireless and Consumer Low-power Designs with Low-power Methodology Kit
SAN JOSE, Calif. , May 14, 2007 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic-design innovation, today announced the industry's first kit that enables engineers of different experience levels to adopt advanced low-power techniques with minimized risk and deployment effort. A complement to the Cadence® Low-Power Solution, the Cadence Low-Power Methodology Kit provides a working end-to-end methodology covering logic design, functional verification and physical implementation. The Kit includes example IP, scripts and libraries; all proven on an included wireless segment representative design. Delivered together with Cadence applicability consulting services, the Kit enables design teams without extensive low-power implementations to quickly optimize their low-power design environment, and accelerate their time to lower power, more competitive system-on-chip products.
The Cadence Low-Power Methodology Kit contains a generic wireless application design, implemented using multi-supply voltage and power shut-off methods, and all associated command scripts and technology files needed to carry the design through the entire end-to-end flow. The example IP in the design is from Cadence and third parties including ARM® processor and AMBA® on-chip communication technology, WiFi from Wipro, USB 2.0 from ChipIdea, 65-nanometer ultra low-power memories from Virage Logic and 65-nanometer technology libraries from TSMC.
"The Cadence Low-Power Methodology Kit allowed us to reduce the turnaround time for implementing and verifying a low-power solution for our design," said Dr. Samuel Sheng, CTO of Telegent Systems. "The Kit simplified both the logical and physical implementation for our design; we plan to use it in our future tape outs. Having access to such Kits is a great benefit as they allow users to leverage and adapt proven solutions quickly and with minimal risk."
"The semiconductor industry needs to speed up deployment of low-power methods," said Craig Johnson, corporate vice president for Marketing and Strategy at Cadence. "The systems markets, especially wireless and consumer, demand it. While some IC companies have already completed large numbers of sophisticated low-power tapeouts, many others are still tuning or even establishing their infrastructure and know-how. The Cadence Low-Power Methodology Kit directly addresses this problem; it helps low-power teams deploy optimized, highly automated low-power design flows quickly across multiple engineering groups for maximum productivity."
The Low-Power Methodology Kit is modular and includes six distinct flows: low-power functional simulation, logic synthesis, design for test and ATPG, physical design, formal implementation, verification and power grid signoff. Users can implement the entire Kit as an integrated flow, or may select modules individually. The Si2 Common Power Format standard is used to provide a single specification of low-power intent throughout the flow.
"Power has become a critical success factor for our customers and a key differentiator for our communication IP, like our 802.11 WiLD™ IP that Cadence embedded in its Kit," said Mana Coste, director marketing for Wipro-NewLogic. "We are pleased to see Cadence take the lead in the industry, enabling delivery of easily integrated low-power IP solutions."
"Integration and reuse of IP in a low-power environment creates new challenges not easily solved using traditional approaches for our customers and their design processes," said Ian Drew, vice president, Segment, ARM. "Through the Kits initiative, Cadence is directly addressing these challenges, which support our mutual customers."
Cadence Kits
Cadence Kits enable IC designers to accelerate technology-specific product development and address design challenges in EDA technology segments such as analog mixed signal, silicon-in-package (SiP), coverage-driven functional verification, and radio frequency integrated circuit (RFIC). By using Cadence Kits, customers can focus more of their design resources on design differentiation rather than developing design infrastructure.
About Cadence
Cadence® enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2006 revenues of approximately $1.5 billion, and has approximately 5,200 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
|
Cadence Design Systems, Inc. Hot IP
Cadence Design Systems, Inc. Hot Verification IP
Related News
- Cadence Selects Wipro-NewLogic's Wireless LAN IP for its Low-Power Methodology Kit
- ARC and Cadence Offer New Low-Power Design Methodology for Demanding Mobile Applications
- LSI Logic Brings New Dimension to Consumer Devices; ZEVIO processor architecture speeds time-to-market and enables low-cost, low-power 3D graphics and sound features for today's hottest consumer electronics products
- Imagination Optimizes PPA and Speeds the Delivery of Low-Power GPUs Using AI-Driven Cadence Cerebrus in the OnCloud Platform
- Cadence Joules RTL Power Solution Enables Socionext to Accelerate Low-Power HEVC 4K/60p Video Codec Chip Development
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |