Silistix CHAINarchitect Bridges Gap Between Conventional and Leading-Edge Interconnect Methodologies
Silistix is no more in business
- Chip Architects Can Now Develop and Analyze Self-Timed SoC Interconnect
- Ties the Chip's Architecture to Its Implementation Details
CHAINarchitect provides a formalized and executable specification methodology for chip architects to develop interconnects that meet system design intent. This allows SoC designers to painlessly make the transition from a time-division multiplexed (TDM), hierarchical bus structure that is running out of steam to a more advanced, on-chip, network-like communications topology using distributed resources. CHAINarchitect helps designers accelerate time to market for their first design and its derivatives.
Designers are 'hitting the wall'
SoC designers are facing serious performance, power, timing closure, complexity, on-chip traffic congestion, and time-to-market challenges. The aggregate demands of multicore architectures, faster clocks and shrinking design nodes limit what can be supported by multiple, hierarchical bus structures. Current on-chip communications, based on global clocks distributed around the chip, are no longer effective and are a limiting factor in achieving maximum system performance. Using self-timed interconnect saves power, enhances speed, and simplifies design closure, all of which accelerate time to market
"CHAINarchitect is the first tool to provide SoC architects with an executable means of capturing system requirements and automatically creating optimal interconnect solutions," said David Lautzenheiser, Vice President of Marketing at Silistix. "CHAINarchitect lets you synthesize flexible, design-specific, self-timed interconnect, with all its time to market, power and performance advantages. Self-timed circuits have emerged from the laboratory and are now ready for production implementation."
Availability
CHAINarchitect is available immediately on Windows XP Professional and Red Hat Enterprise Linux version 3.6.
About CHAINworks
CHAINworks is a suite of EDA tools for the design and synthesis of customized on-chip interconnect using self-timed (clock-less) circuits. CHAINworks fits into existing chip design flows and reduces design effort, lowers power consumption and simplifies chip layout.
About Silistix
Silistix is the leading vendor of EDA tools and IP for the design of low-power, high-performance interconnect using self-timed techniques. Silistix products are used to solve fundamental problems in global timing closure, clock distribution, global consumer market pressures and effective utilization of advanced semiconductor process capabilities for System-on-Chip (SoC) devices. The company is venture funded and has offices in Manchester, England, San Jose, California, and Tokyo, Japan. For more information on Silistix and its products visit www.silistix.com
|
Related News
- New Agreement Bridges the Gap Between Conventional Design Flows for DSP and FPGA Systems using ESL Tools
- Arteris Expands Ncore Cache Coherent Interconnect IP To Accelerate Leading-Edge Electronics Designs
- STMicroelectronics Licenses Leading-Edge Smart Power Process Technologies to Bosch Automotive
- OCP-IP Highlights Toshiba's Use Of OCP In Leading-Edge Super Companion Chip
- UMC Delivers Leading-edge 65nm FPGAs to Xilinx
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |