Xilinx preps 10 million-gate FPGAs
![]() |
Xilinx preps 10 million-gate FPGAs
By Craig Matsumoto, EE Times
May 22, 2000 (11:38 a.m. EST)
URL: http://www.eetimes.com/story/OEG20000522S0025
SAN JOSE, Calif. Xilinx Inc. (San Jose, Calif.) this week will disclose details of the FPGA architecture that could be the first to reach 10 million gates, or 500 million transistors. The Virtex-II platform will be the basis for multiple Xilinx product families, the first parts of which are planned to begin shipping before the end of the year. The parts are being built on 120-nm (0.12-micron) CMOS design rules and have been designed for easy migration to 100-nm processes, Xilinx officials said. The company's largest FPGAs so far are built on the Virtex architecture, which is expected to grow to 3.2 million gates. The jump to 10 million was caused by the need for on-chip memory for larger designs, particularly in the networking and communications markets that are prime targets for larger FPGAs. Key to Virtex-II is the release of Alliance Series 3.1i software, which brings ASIC -like features to the FPGA flow. But the Virtex-II also will include hardware changes to accommodate multiple millions of system gates. Virtex-II devices will sport what Xilinx calls active interconnect, which improves routing flexibility by permitting varying lengths of metal interconnect in a design. This can boost performance by allowing certain traces to run shorter lengths than they otherwise would, said Bruce Weyer, senior director of marketing for high-end FPGAs at Xilinx. Speeds of the Virtex-II parts will run as high as 200 MHz internally and 800 MHz for I/O, Weyer said.
Related News
- Actel's ProASIC3 Device Delivers Lowest Total System Cost and Power to Million-Gate FPGAs
- S2C Announces 300 Million Gate Prototyping System with Intel Stratix 10 GX 10M FPGAs
- Actel Boosts FPGA Densities to New Heights With 4 Million-Gate Radiation-Tolerant Device for Space
- IPWireless, Flextronics develop 3.5 million-gate IC for 3G broadband
- Xilinx Announces Q1 Fiscal 2016 Results; 20nm Sales Exceed $10 Million
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |