Mentor Graphics Introduces Smallest Footprint, Industry-Compliant Serial ATA PHY for Optimized Low-Power Designs
WILSONVILLE, Ore., May 25, 2007 – Mentor Graphics Corporation (Nasdaq: MENT), a leader in standards-based semiconductor intellectual property (IP) and fully integrated IP subsystems, today announced its new Serial ATA (SATA) physical layer (PHY) IP core. The SATA PHY IP core, targeted for the TSMC 130nm Low Voltage Oxide (LVOD) process, provides a completely integrated solution for both SATA host and device applications running at either 1.5Gbps or 3.0Gbps speeds. The SATA PHY has one of the industry’s smallest footprints based on its efficient analog circuitry design—up to five times smaller than competitive solutions —making it ideal for today’s low-power storage applications and consumer electronics.
Mentor Graphics successfully completed industry testing for the new SATA PHY product at the 8th Annual SATA Plug Fest, April 30-May 4, 2007, held in Milpitas, California. Rigorous co-validation and interoperability testing of Mentor’s SATA subsystem offerings were conducted with major companies, along with competitive SATA products. Mentor’s SATA PHY/SATA Host subsystem was successfully tested against 16 different device vendors and Mentor’s SATA device subsystem was successfully tested against 18 different host vendors. As a result of the SATA Plug Fest, Mentor’s PHY was validated to work in first silicon and exceeded performance specifications, running at the industry required 3.0Gbps.
“The use of verification IP is essential to ensure a high-quality IP solution,” according to Shaw Yang, vice president of business development at Avery Design Systems, Inc., a leading verification IP provider. “In preparation for the SATA Plug Fest, we worked closely with Mentor to test their SATA IP solution for robust compliance and interoperability."
“Mentor continues to provide complete, pre-certified, standards-based digital and mixed-signal IP solutions for SATA and other key applications,” stated Bill Martin, Mentor Graphics IP division general manager. “Our SATA PHY will allow our customers to implement a SATA interface in storage-based designs using less power and smaller area compared to other offerings. As a result, our customers will develop more efficient and innovative consumer products with minimized risk, using our integrated SATA PHY, SATA Host, and Device Controller.”
Mentor Graphics is the only company to provide fully integrated digital IP, mixed-signal IP (PHY) and embedded software IP, delivering a total subsystem IP solution to minimize risk and accelerate product development. Mentor’s new SATA PHY, along with Mentor’s current SATA IP product portfolio, provides complete and integrated hardware functionality. All Mentor IP products are designed and tested for industry compliance under stringent industry-standards conditions and in-house test labs. To find out more about Mentor’s SATA product line, visit www.mentor.com/ip
About Mentor Graphics
Mentor Graphics Corporation (Nasdaq: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $800 million and employs approximately 4,250 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
|
Related News
- Mentor Graphics Releases Serial ATA PHY Intellectual Property for SMIC 130 Nanometer Generic Process
- MOSAID Introduces SRAM IP with Industry's Lowest Leakage - Broad IP Platform Enables Fast, Low-Power, Low-Leakage Designs
- X-Silicon Introduces the World's First Vulkan Driver Implementation for RISC-V, Enabling an entire Ecosystem of 3D Graphics, AI and Compute for Low-Power, Mobile, Edge and IOT Devices
- VSORA Introduces Small Footprint, Low-Power PetaFLOPS Platform Enabling L4/L5 Autonomous Driving
- X-FAB Introduces New Low-Power eFlash Block Optimized for Energy Harvesting & IoT Devices
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |