English
PLDA Announces the Industry's First True Look at PCIe Gen 2
Company Unveils Plans for Breakthrough Demo of PCIe Gen 2 During DAC
SAN JOSE, Calif. -- May 28, 2007 -- PLDA, the industry leader in the high-speed bus IP market, today announced that it will be demonstrating a complete PCIe Gen 2 solution at the Design Automation Conference (DAC) June 4-7 in San Diego, CA, USA..
The PLDA PCIe Gen 2 demo will include a FPGA-based board running PLDA’s PCIe Gen 2 XpressRich IP on a server Platform featuring two quad processors from the industry leading processor manufacturer. This PCIe Gen 2 demo will provide the best look to date at actual throughput numbers – an industry first.
“There have been previous demos of PCIe Gen 2, however they were not equipped to effectively showcase a real life situation,” stated Stephane Hauradou, PLDA’s CTO. “By partnering with a leader who is helping create the future of PCIe, PLDA can effectively demonstrate PCIe Gen 2 as a user might truly experience it.”
About the PLDA PCIe Gen 2 Demo
The PLDA demo is slated for June 4 and 5 during the 44th Design Automation Conference (DAC) in San Diego, CA. Because it will require disclosure of confidential information, qualified engineering managers designing ASICs with PCIe 2.0 interface should register before June 1st in order to receive and return an NDA. The demonstration will take place at the San Diego Convention Center. To request a demo appointment, please contact PLDA.
About PLDA
PLDA designs and sells a wide range of ASIC and FPGA interfacing solutions for the PCI Express, PCI-X, PCI and derivative protocols. The company offers complete solutions, including IP cores, hardware, software, consulting services, and comprehensive technical support provided directly by the IP designers.
Founded in 1996 and profitable since its inception, PLDA is privately owned. The company maintains offices in California and France, and has a strong international Distributor's network. For additional information about PLDA, please visit http://www.plda.com.
|
||||||
Related News
- PLDA Announces Immediate Availability of PCIe Gen 2 FPGA IP Design for Altera's Stratix II GX
- PLDA and OmniPhy Announce PCIe Gen 2 Controller and PHY Combination for the TSMC 28nm Process
- PLDA Announces Integration of its PCIe 2.0 controller with advanced AMBA AXI interface in Microsemi's new SmartFusion2 SoC FPGA
- PLDA Breakthrough Demonstration of PCIe Gen 2 in Working Silicon Achieves Industry's Highest Throughput
- ASMedia Technologies Achieves Industry's First SuperSpeed USB 10 Gbps (USB 3.1 Gen 2) Certified Silicon (PCIe to USB 3.1 Gen 2)
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
|
E-mail This Article | 
|
|
Printer-Friendly Page |