Gaisler Research extends the GRLIB IP library with USB 2.0 Host Controller
May 29, 2007 -- Gaisler Research AB announced that a USB 2.0 Host Controller IP (Intellectual Property) core is now available as a part of the GRLIB IP library. The Host Controller supports High-, Full- and Low-Speed USB traffic. USB 2.0 High-Speed functionality is supplied by an enhanced host controller implementing the Enhanced Host Controller Interface (EHCI). Full- and Low-Speed functionality (USB 2.0 and USB 1.1) is supplied by one or more companion controllers implementing the Universal Host Controller Interface (UHCI).
"The LEON3/GRLIB is widely used in consumer and industrial electronics. The addition of a state of the art USB 2.0 Host Controller core will further strengthen GRLIB for these applications," said Jiri Gaisler, Founder and CTO of Gaisler Research AB.
Availability
The USB 2.0 Host Controller is available for licensing now, either as a stand alone IP or as part of the GRLIB IP library. The IP-core is delivered as a synthesizable soft IP in VHDL source code together with test bench and documentation. Customers can download the user’s manual directly at: USB 2.0 Host Controller.
About GRLIB
The GRLIB IP Library is an integrated set of reusable IP-cores, designed for system-on-chip (SOC) development. The IP cores are centered on the common on-chip bus, and use a coherent method for simulation and synthesis. The library is vendor independent, with support for different CAD tools and target technologies. A unique plug&play method is used to configure and connect the IP cores without the need to modify any global resources. The library includes cores for AMBA AHB/APB control, the LEON3 SPARC processor, 32-bit PC133 SDRAM controller, 32-bit PCI bridge with DMA, 10/100/1000 MBit Ehernet MAC, 8/16/32-bit PROM and SRAM controller, CAN controller, TAP controller, UART with FIFO, modular timer unit, interrupt controller, and a 32-bit GPIO port. Memory and pad generators are available for Virage, Xilinx, UMC, Atmel, Altera, Actel and Lattice.
About Gaisler Research AB
Gaisler Research AB is a provider of SoC solutions for exceptionally competitive markets such as Aerospace, Military and demanding Commercial applications. The Gaisler Research's products consist of user-customizable 32-bit SPARC V8 processor cores, peripheral IP-cores and associated software and development tools. Gaisler Research solutions help companies develop highly competitive customer and application-specific SoC designs.
|
Frontgrade Gaisler Hot IP
Related News
- Aeroflex Gaisler extends the GRLIB IP library with USB 2.0 Device Controller
- LSI Logic Adds High Speed USB 2.0 Host Controller Core to IP Library
- VinChip Systems announces successful silicon validation of Embedded USB 2.0 Host Controller by Myson Century
- VinChip Systems announces Licensing to Myson Century of its USB 2.0 Host Controller IP
- Digital Core Design Announces USB 2.0 IP Device Controller
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |