ICE-IP-338 High-speed XTS-GCM Multi Stream Inline Cipher Engine
EVE's ZeBu Proven High-Speed Verification Solution for IBM PowerPC 405, 440 SoC Designs
SANTA CLARA, Calif.-- May 30, 2007 -- EVE, broad-line supplier of hardware-assisted verification, today said it has pre-verified IBM's PowerPC® 405 and 440 system on chip (SoC) designs with its ZeBu UF(TM) (Zero Bugs Ultra Fast) under IBM's Enablement Program.
Ron Martino, IBM's Director of Power Architecture Solutions, IBM Global Engineering Solutions, states: "EVE's verification capability and strong partnership strengthens IBM's 405 and 440 SoC offering. This relationship has allowed our customers to pre-verify PowerPC 405 and 440 SoC designs before they are turned over to our fabrication design centers. EVE's support for IBM has been outstanding, and as a result, EVE has been selected for our 'Ready for IBM Technology' Program."
IBM's PowerPC 405 and 440 customers now have access to SoC hardware debugging and embedded software validation with ZeBu UF, an environment that combines traditional emulation with rapid prototyping. Zebu UF supports up to six-million application specific integrated circuit (ASIC) gate designs. It plugs into a desktop PC and seamlessly integrates with logic simulators that most chip designers use, as well as C/C++/SystemC/SystemVerilog models. In addition, under the IBM/EVE arrangement, IBM's SoC customers will have access to the entire ZeBu environment, including dedicated JTAG probing.
ZeBu UF, meant for SoC or block-level verification, provides price/performance in the range of fast prototyping, along with easy setup and debugging typically associated with more expensive emulation systems. For larger IBM SoC designs, ZeBu XXL is available to support capacities reaching 200-million ASIC gates.
"With ZeBu, PowerPC users can experience megahertz performance without a test chip for faster time to market and better design quality." says Joseph Rothman, EVE's senior vice president of Business Development.
More information on ZeBu for PowerPC 405 and 440 SoC designs can be found on EVE's web site: http://www.eve-team.com.
About EVE
EVE offers the broadest hardware-assisted verification solutions of the market, from acceleration, to fast emulation, to friendly prototyping with the most cycles per dollar. EVE products lead to a significant shortening of the overall verification cycle of complex integrated circuits and electronic systems design. EVE products also work in conjunction with popular Verilog and VHDL-based software simulators from Synopsys, Cadence Design Systems and Mentor Graphics. Its headquarters in the United States is Santa Clara, Calif. Telephone: (408) 855-3200. Fax: (408) 904-5800. Its corporate headquarters is located in Palaiseau, France. Telephone: (33) 1 64.53.27.30. Fax: (33) 1 64.53.27.40.
|
Related News
- Quickturn Announces IP Program to Provide High-Speed Hardware/Software Co-Verification Environment for SoC Designs
- Xilinx Ships Virtex-5 FXT FPGAs, Delivering the Ultimate in System Integration for Designs That Demand High-Performance Processing and High-Speed Serial I/O
- Opulan Selects ARM High-Speed Physical Interface Solution For Next Generation Network SoC Designs
- Denali's Industry-Standard PureSpec Verification IP Utilized by IBM for Latest CoreConnect Bus Architecture Toolkits for SoC designs
- SOISIC Announces Semiconductor Industry's First Silicon- Proven 90nm High-Speed Silicon-On-Insulator Design Kit
Breaking News
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- YorChip announces patent-pending Universal PHY for Open Chiplets
- PQShield announces participation in NEDO program to implement post-quantum cryptography across Japan
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- YorChip announces patent-pending Universal PHY for Open Chiplets
E-mail This Article | Printer-Friendly Page |