Two Korean Universities License Tensilica's Xtensa Configurable Processor
Update: Cadence Completes Acquisition of Tensilica (Apr 24, 2013)
- Student Design Contest Announced by CoSoC of Seoul National University
- Used in Multimedia SOC Development by KAIST
SANTA CLARA, Calif. – June 6, 2007 – Tensilica, Inc., today announced that two Korean universities have licensed its Xtensa configurable processor. The CoSoC (Center of System on Chip design technology) of Seoul National University is using the Xtensa processor in the classroom and has announced their third annual SOC (system-on-chip) design contest, which will, for the first time, accept designs that use Xtensa processors. The KAIST (Korea Advanced Institute of Science and Technology) has licensed the Xtensa configurable processor to develop multimedia SOC (system-on-chip) designs.
“Our agreement with these two universities underscores our dedication to working with universities around the world to train the next-generation of design engineers in the inherent advantages of configuring and extending processors for the exact application,” stated Steve Roddy, Tensilica’s vice president of marketing. “Because Xtensa processors are tailored for the exact application, they are very efficient and can do a better job of meeting requirements for performance, area, and power consumption than general-purpose processor cores. We now have over 80 universities worldwide that use Xtensa processors in their research and/or classrooms.”
CoSoC of Seoul National University’s Design Contest
The CoSoC was established with the support of Korea’s Ministry of Commerce, Industry and Energy in April of 2003 with a five-year business plan for propagation of platform-based SOC design technologies. The third SOC Design Contest is being held to help spread platform-based SOC design methodologies to undergraduate and graduate school students and to improve their creative design skills. By having the students directly experience the SOC design methodologies and design environment, the Korean government believes that the country’s SOC design infrastructure will be expanded. This should lead to the expansion of SOC design activities in companies as well, and eventually become foundation for competitiveness. The contest concludes with an award ceremony on December 7, 2007.
“By utilizing the configurability of Tensilica’s Xtensa processors, we plan to study SOC architecture optimization,” said Soo-yik Chae, a professor from CoSoC of Seoul National Univ. “We expect that students can easily learn to design using a configurable processor and that the Xtensa processor will help us establish foundation technology for the study of SOC configurations.”
KAIST’s Multimedia Development Platform
KAIST plans to use the Xtensa processor in a new multimedia SOC development platform. KAIST decided to use Tensilica’s Xtensa configurable processor to meet their performance, area and power requirements.
“We are in the process of developing a multimedia SOC for mobile applications with an integrated H.264 decoder and plan to use the Xtensa processor in the development platform,” Prof. Jong-min Kyung of KAIST said. According to Prof. Kyung, KAIST plans to supply a development environment that can be easily used at universities, as well as small and medium sized companies. Through this, engineers and students are expected to accelerate time-to-market of multimedia SOC products with higher performance and less power consumption than a general purpose processor.
About Tensilica
Tensilica offers the broadest line of controller, CPU and specialty DSP processors on the market today, in both an off-the-shelf format via the Diamond Standard Series cores and with full designer configurability with the Xtensa processor family. Tensilica’s low-power, benchmark proven processors have been designed into high-volume products at industry leaders in the digital consumer, networking and telecommunications markets. All Tensilica processor cores are complete with a matching software development tool environment, portfolio of system simulation models, and hardware implementation tool support. For more information on Tensilica's patented approach to the creation of application-specific building blocks for SOC design, visit www.tensilica.com.
|
Related News
- Sony Renews and Updates License for Tensilica's Xtensa LX2 Configurable Processor
- Tensilica Licenses IBM CoreConnect Bus To Enable Xtensa Processor 'Plug and Play' in IBM SOCs; Tensilica Becomes First Configurable IP Vendor to License CoreConnect Bus
- NuFront Software Picks Tensilica's Xtensa Configurable Processor for DSP in China's Mobile TV Handsets
- Afa Adopts Tensilica's Xtensa Configurable Processor
- Neterion Renews Tensilica Xtensa LX Configurable Processor License
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |