English
EE Times - DAC special: Video interview with Synopsys CEO Aart De Geus
Richard Goering
(06/06/2007 10:48 AM EDT)
SAN DIEGO -- Aart de Geus, chairman and CEO of Synopsys Inc. (Mountain View, Calif.), looks a decade ahead to discern the future direction of the EDA industry in an interview at this week's Design Automation Conference.
(06/06/2007 10:48 AM EDT)
SAN DIEGO -- Aart de Geus, chairman and CEO of Synopsys Inc. (Mountain View, Calif.), looks a decade ahead to discern the future direction of the EDA industry in an interview at this week's Design Automation Conference.
|
||||||
Synopsys, Inc. Hot Verification IP
Related News
- EE Times - DAC special: video interview with Sidense CEO Xerxes Wania
- Chip design’s recycle cycle: Interview with Aart de Geus, chairman and co chief executive, Synopsys
- Synopsys CEO: Crisis will change the way chips are designed
- Interview: Aart de Geus on AI-driven EDA
- Synopsys Announces Aart de Geus and Chi-Foon Chan to Become Co-CEOs
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |