Analysis: Synplicity's 'Hardi' ASIC prototyping play
(06/06/2007 11:42 AM EDT)
SAN DIEGO, Calif. — The recent acquisition of ASIC prototyping provider Hardi Electronics AB by FPGA synthesis provider Synplicity Inc. isn't one of the larger EDA acquisitions, but it's an interesting strategic move. It brings Synplicity into the ASIC verification market in such a way that it isn't directly competing with other large EDA providers.
Synplicity announced June 1 its intention to purchase Hardi for $24.2 million in cash, with the acquisition expected to close later this week. Hardi's 14 employees will remain in Lund, Sweden and become Synplicity employees.
Hardi sells FPGA-based motherboards and daughterboards that can be quickly snapped together to form ASIC rapid prototyping solutions, claiming to run at speeds up to 125 MHz. The company is part of a deeply fragmented but growing "rapid prototyping" marketplace represented by a handful of small vendors. Synplicity has recently begun to nudge into the ASIC verification world with software products that support synthesis and debugging for FPGA-based ASIC prototypes.
E-mail This Article | Printer-Friendly Page |
Related News
- HARDI Electronics Provides ASIC Prototyping for Tensilica's Diamond Standard Processors
- Synplicity's "Partners in Prototyping" takes the guesswork out of ASIC RTL prototyping
- Northwest Logic's PCI Express Gen3 Core and S2C's Virtex-7 ASIC Prototyping Platform fully validated together
- DINI Group Verifies Compatibility of Northwest Logic's PCI Express Cores with Virtex-7 ASIC Prototyping Platforms
- Aldec Verifies Compatibility of Northwest Logic's PCI Express Cores with HES-7 SoC/ASIC Prototyping Platform
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity