English
DAC panelists call for IP reuse standards
Nicolas Mokhoff, EE Times
(06/08/2007 12:54 PM EDT)
SAN DIEGO, Calif. — A panel at the Design Automation Conference held here Thursday (June 7) tried to identify the data models that need to be provided for the exchange requirements of silicon intellectual property (IP). For the most part, panelists agreed on the need for standards for IP reuse, but were short on details about taking specific steps toward that goal.
Songjoo Yoo, senior research manager at Samsung's SoC R&D Center, said that "we need a standardized approach to the transfer of IP between provider and receiver as we prepare to design today's very complex SoCs at process technologies of 45 nm and below." Such an approach would enable all to increase design reusability, which will lead to reductions in development cost, said Yoo.
John Goodenough, director of design technology at ARM, said that complex SoCs require IP from multiple sources to be integrated. "Standards for IP interoperability, such as the AMBA or OCP interconnect interfaces, help this at an architectural level and reduce overall system re-verification efforts," he said.
(06/08/2007 12:54 PM EDT)
SAN DIEGO, Calif. — A panel at the Design Automation Conference held here Thursday (June 7) tried to identify the data models that need to be provided for the exchange requirements of silicon intellectual property (IP). For the most part, panelists agreed on the need for standards for IP reuse, but were short on details about taking specific steps toward that goal.
Songjoo Yoo, senior research manager at Samsung's SoC R&D Center, said that "we need a standardized approach to the transfer of IP between provider and receiver as we prepare to design today's very complex SoCs at process technologies of 45 nm and below." Such an approach would enable all to increase design reusability, which will lead to reductions in development cost, said Yoo.
John Goodenough, director of design technology at ARM, said that complex SoCs require IP from multiple sources to be integrated. "Standards for IP interoperability, such as the AMBA or OCP interconnect interfaces, help this at an architectural level and reduce overall system re-verification efforts," he said.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- ESL panelists call for TLM standards
- Audio Converter IP - Dolphin Integration exceed STB audio standards with 106 dB of SNR measured on PWM DAC qualifier
- Is design and reuse an impossible dream, ask panelists
- Bluespec Joins The SPIRIT Consortium to Advance IP Reuse Interoperability Standards for SoC Design
- Platform ASICs a natural fit at 90 nm, say DAC panelists
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X