English
MemCore Announces MemCore-ner, Your Only Web Location for Memory Interface Solutions Information
Initial launch to focus on DDR3 technology
SANTA CLARA, Calif. -- June 22, 2007 -- MemCore Inc, the leading pure play Memory Controller IP solutions company, today announced the immediate availability of MemCore-ner, a comprehensive web location for memory interface solutions related news. MemCore-ner will include up to date information related to product announcements, partnerships, technology shifts, market analysis and any other important memory interface solutions important to system designers, ASIC and SoC architects, engineering managers and other key decision makers. MemCore-ner is located on the web at www.memcoreinc.com/memcore-ner.shtml
Initially, MemCore-ner will focus on DDR3 memory interface solutions, providing current information on key DDR3 News and Announcements, DDR3 Memory Information and Specifications, DDR3 Memory FAQs and Teardowns, DDR3 Memory Modules and Support Products. Also featured are MemCore authored white papers and application notes relating to memory interface solutions. A DDR3 related white paper, from MemCore is critically important for designers and managers looking to migrate from DDR2 to DDR3.
The white paper, authored by Raj Mahajan, Principal Architect at MemCore, is titled “Memory Design Considerations When Migrating to DDR3 Interfaces from DDR2”. In this paper Raj describes, in detail, the key differences between DDR2 and DDR3 devices. These differences have a significant impact on the way in which a designer would approach a DDR2 design in order to minimize the effort required to move to a DDR3 implementation. A variety of design suggestions, both at the board level and at the chip level will simplify the migration to DDR3 memory devices or modules.
MemCore-ner will be updated periodically as new DDR3 information becomes available and as new technologies are added. The next focus area for MemCore-ner is expected to be Low Power Memory Interface Solutions, so check back to MemCore-ner often to get the most up to date news and information on memory interface technology. Remember, MemCore-ner is your ONLY location for Memory Interface Solutions information.
About MemCore, Inc
MemCore is the first and only pure-play Memory Interface Solutions company. MemCore provides customers with Memory Controller IP, verification environments, customized back-end interfaces, memory models, hard and soft PHY and DLL timing components and applications support- everything a customer needs to successfully implement leading edge high-performance memory interface solutions. Visit MemCore at www.memcoreinc.com
SANTA CLARA, Calif. -- June 22, 2007 -- MemCore Inc, the leading pure play Memory Controller IP solutions company, today announced the immediate availability of MemCore-ner, a comprehensive web location for memory interface solutions related news. MemCore-ner will include up to date information related to product announcements, partnerships, technology shifts, market analysis and any other important memory interface solutions important to system designers, ASIC and SoC architects, engineering managers and other key decision makers. MemCore-ner is located on the web at www.memcoreinc.com/memcore-ner.shtml
Initially, MemCore-ner will focus on DDR3 memory interface solutions, providing current information on key DDR3 News and Announcements, DDR3 Memory Information and Specifications, DDR3 Memory FAQs and Teardowns, DDR3 Memory Modules and Support Products. Also featured are MemCore authored white papers and application notes relating to memory interface solutions. A DDR3 related white paper, from MemCore is critically important for designers and managers looking to migrate from DDR2 to DDR3.
The white paper, authored by Raj Mahajan, Principal Architect at MemCore, is titled “Memory Design Considerations When Migrating to DDR3 Interfaces from DDR2”. In this paper Raj describes, in detail, the key differences between DDR2 and DDR3 devices. These differences have a significant impact on the way in which a designer would approach a DDR2 design in order to minimize the effort required to move to a DDR3 implementation. A variety of design suggestions, both at the board level and at the chip level will simplify the migration to DDR3 memory devices or modules.
MemCore-ner will be updated periodically as new DDR3 information becomes available and as new technologies are added. The next focus area for MemCore-ner is expected to be Low Power Memory Interface Solutions, so check back to MemCore-ner often to get the most up to date news and information on memory interface technology. Remember, MemCore-ner is your ONLY location for Memory Interface Solutions information.
About MemCore, Inc
MemCore is the first and only pure-play Memory Interface Solutions company. MemCore provides customers with Memory Controller IP, verification environments, customized back-end interfaces, memory models, hard and soft PHY and DLL timing components and applications support- everything a customer needs to successfully implement leading edge high-performance memory interface solutions. Visit MemCore at www.memcoreinc.com
|
||||||
Related News
- Rambus Expands Industry-Leading Memory Interface Chip Offering to High-Performance PCs with DDR5 Client Clock Driver
- 4DS Unveils New Interface Switching ReRAM Technology for Faster and Energy Efficient Memory for AI Processing
- DDR5/DDR4/LPDDR5 Combo PHY IP Cores which is Silicon Proven in 12FFC with Matching Controller IP Cores is available for license to accelerate your Memory Interfacing Speeds
- Introducing PCIe 4.0 PHY IP Cores in 7nm for a reliable, Low area and High-Speed Interface Peripheral slot for all your High-End Devices
- JEDEC Updates Universal Flash Storage (UFS) and Supporting Memory Interface Standard
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |