Wi-Fi 6 (ax)+BLEv5.4+15.4 Dual Band RF IP for High-End Applications.
Atmos releases super-fast EDA tool for embedded DRAM
![]() |
Atmos releases super-fast EDA tool for embedded DRAM
By Semiconductor Business News
May 11, 2000 (6:41 p.m. EST)
URL: http://www.eetimes.com/story/OEG20000511S0064
KANATA, Ontario--Atmos Corp. here today announced an electronic design automation (EDA) tool that it said can create embedded DRAM in a matter of minutes, not months or even hours. Atmos, which started life as an engineering services company but has lately turned to producing software and intellectual property, is pushing to produce what it calls SoC-RAM, which combines the speed of traditional SRAM with the small size, low power consumption and density of DRAM on one chip. The Canadian company is reacting to the demand for ever-higher memory densities, lower power, higher bandwidth and shorter time-to-market, said Atmos' president, C. Paul Slaby. "We realized early on that the speed of your embedded DRAM wouldn't matter if it is six months late to market," said Slaby. "So we set out to not only produce the world's fastest eDRAM, but to also come up with a process that gets the product to market very quickly." Atmos' embedded DRAM (eDRAM) IP is already available on Taiwan Semiconductor Manufacturing Co.'s 0.18-micron logic and DRAM process. The new Atmos EDA tool was co-developed with Ottawa-based chip maker Mosaid Corp. (see Dec. 6, 1999 story). The 0.18-micron DRAM Macrocell Compiler uses hand-crafted leaf cells for maximum density and performance in merged logic-DRAM technology. It can accommodate memory sizes from 96 kilobits to 32 megabits, which can be further tiled to 128 megabits. Word sizes range from 24 to as required in 1-bit steps. Power consumption is 1.8 volts, with less than 14-nanosecond row access time and less than 5-ns column access time. "This compiler will also allow our clients to conduct on-line simulations using various configurations in advance of their purchase," Slaby said. "It enables them, for example, to find the necessary balance of things such as speed, size and configuration before they commit to production."
Related News
- ATMOS-TSMC Team Effort Delivers Embedded DRAM for SoC Technology!
- Tanner EDA Releases Tool Interoperability and Design Reuse Capabilities for IC Designers
- ATMOS Corporation slashes time-to-market for clients with its new ability to design speedy embedded DRAM in record time!
- Atmos, NEC tip embedded-DRAM process for comms
- Virage Logic and ATMOS Corporation Launch Joint Sales of Silicon-Proven, Compiled Embedded DRAM in TSMC's Standard Logic Process
Breaking News
- intoPIX Powers Ikegami's New IPX-100 with JPEG XS for Seamless & Low-Latency IP Production
- Tower Semiconductor and Alcyon Photonics Announce Collaboration to Accelerate Integrated Photonics Innovation
- Qualcomm initiates global anti-trust complaint about Arm
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- SiliconIntervention Announces Availability of Silicon Based Fractal-D Audio Amplifier Evaluation Board
Most Popular
- Qualcomm initiates global anti-trust complaint about Arm
- Siemens acquires Altair to create most complete AI-powered portfolio of industrial software
- Alphawave Semi Reveals Suite of Optoelectronics Silicon Products addressing Hyperscaler Datacenter and AI Interconnect Market
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- Rapidus Announces Strategic Partnership with Quest Global to Enable Advanced 2nm Solutions for the AI Chip Era
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |