Xilinx Delivers ISE 9.2i With Lower Memory Requirements and New Operating System Support
Latest release allows designers to meet performance goals with greater certainty and reach design closure in less time
SAN JOSE, Calif., June 25, 2007 – Xilinx, Inc. today announced immediate availability of the ISE™ 9.2i (Integrated Software Environment) design tools, the latest release of its widely-used design solution. Improvements in the ISE 9.2i release reduce memory requirements by an average of 27 percent while providing expanded support for Microsoft Windows Vista, Microsoft Windows XP x64, and Red Hat Enterprise WS 5.0 32-bit and 64-bit operating systems. To simplify multi-rate DSP designs with a large number of clocks typically found in wireless and video applications, ISE 9.2i software features breakthrough advancements in place and route and clock algorithms offering up to a 15 percent performance advantage.
ISE 9.2i software is powered by the company’s latest SmartCompile™ technology, which cuts implementation runtimes by up to 6X while maintaining exact design preservation of unchanged logic. The new release also provides the most advanced design solution for the latest line of Xilinx® 65nm Virtex™-5 high-performance FPGAs and 90nm Spartan™-3 generation high volume FPGAs. Xilinx has been delivering the benefits of 65nm FPGAs since May 2006 with production qualified devices available now. Visit www.xilinx.com/virtex5 for more information.
Lower Memory Requirements
Through algorithmic improvements in memory usage, ISE 9.2i design tools radically improve utilization of computing resources, providing users with greater design flexibility. This reduction in memory usage enables users to design with higher density FPGAs with the more widely available 32-bit version of Microsoft Windows XP in lieu of the previously required 64-bit operating system.
“With broad availability of our feature-rich high-performance 65nm Virtex-5 FPGAs, customers are demanding more from their design platform,” said Bruce Talley, vice president of the Design Software Division at Xilinx. “ISE 9.2i, which combines advanced tools like SmartCompile technology with better usage of their computing hardware, provides faster timing closure and higher quality of results for a better time-to-market solution.”
Embedded Processing and Debug
Improvements in ISE 9.2i software permit greater flexibility for designs which leverage embedded processors. Tighter integration with Platform Studio (Xilinx integrated development environment for embedded design) allows embedded users improved access to the design closure tools residing within the ISE design environment.
The ISE 9.2i design suite is accompanied by the release of ChipScope Pro™ 9.2 debug and verification software. Available as an add-on option, the ChipScope Pro 9.2 solution reduces verification cycles by up to 50 percent. Also included is the newest release of the ChipScope Pro Serial IO Toolkit, providing simplified debugging of high-speed serial IO designs for Virtex-4 FX and Virtex-5 LXT and SXT FPGAs.
Pricing and Availability
ISE software delivers programmable logic design solutions to over 300,000 users worldwide with an intuitive, front-to-back design environment for all Xilinx product families, including Virtex-4 and Virtex-5 platform FPGAs, Spartan™-3 generation FPGAs, and CoolRunner™-II CPLDs. All versions of ISE 9.2i software packages support Windows® XP, Windows XP x64, Windows Vista Business and Linux® Red Hat® Enterprise WS. ISE Foundation also supports Solaris® 2.9.
ISE™ 9.2i Foundation™, ChipScope Pro 9.2, and ChipScope Pro Serial I/O Toolkit configurations are immediately available with prices ranging from US$495 to $2495. Full-featured 60-day evaluation versions can be downloaded from the Xilinx web site at no charge. For more information about the ISE 9.2i software suite, visit www.xilinx.com/ISE.
About Xilinx
Xilinx is the worldwide leader in complete programmable logic solutions. For more information, visit www.xilinx.com.
|
Xilinx, Inc. Hot IP
Related News
- Xilinx Delivers ISE WebPACK 9.2i - Offering Expanded Support for Latest 65nm Virtex-5 FPGAs
- ISE Design Suite 13 Kicks-off Broad Support for 7 Series FPGAs and Delivers Enhanced System Level Productivity With New Team Design Flow
- Synopsys' DesignWare Universal DDR Memory Controller Delivers up to 30 Percent Lower Latency and Increases System Performance
- Xilinx Delivers 50% Lower System Cost With New Small Form Factor FPGAs
- Xilinx Announces ISE WebPACK 9.1i Release - Delivering Highest System Performance and Fastest Compile Time
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |