Faraday Technology Enhances PowerSmart Design Flow to Include Sequence's RTL Power Analysis Tool
Through a collaborative licensing arrangement with Sequence, Faraday USA will bundle the PowerTheater tool suite together with its Faraday Design Kit and make the total package available to its customers. Leveraging Sequence's PowerTheater unique RTL power analysis capability, Faraday's customers will have the ability to evaluate multiple power management architectural options at the RTL stage where the impact of power savings is highest. Once the designers are satisfied with the trade-off of performance, area, and power, they can seamlessly migrate those power techniques into the subsequent synthesis and Place & Route stage with Faraday's fully integrated PowerSmartTM design flow methodology.
"Our partnership with Sequence allows Faraday to help our customers optimize for power at the architectural level, which is a fundamental enhancement. Faraday aims to provide the most efficient silicon-in area, power, and performance-to enable our customers to have the most competitive products in the market," said Dr. George Hwang, Vice President of International Business at Faraday. "The combination of Faraday's advanced ASIC design platform and Sequence's PowerTheater will enable our customers to address the most demanding low-power SoC applications," he continued.
"Sequence and Faraday both believe that power is strategic to the competitiveness of our customers; hence we form a strategic partnership with Faraday to deliver technology for the PowerSmartTM ultra-low power ASIC design flow," said Vic Kulkarni, Sequence president and CEO. "Faraday is a leader in SoC development from inception to silicon, so our collaboration is natural to deliver a world-class solution."
Faraday's PowerSmartTM design flow currently comprises of the PowerSlashTM IP portfolio, Fusion multi-Vth process, PowerSwitch, and PowerCut, which together implement an extensive set of power management utilities such as multiple supply domains, power and clock gating and voltage islands. "By adding Sequence PowerTheater suite to this design flow, Faraday now offers a comprehensive and fully integrated design flow that can optimize power management techniques from RTL to GDS" said Chung Ho, Vice President of ASIC Marketing and Engineering at Faraday USA. "Customers will be able to explore all the power saving techniques available in the Faraday library to the fullest extent, and see the results upfront."
About Sequence
Sequence Design accelerates the ability of SoC designers to bring high-performance, power-aware ICs quickly to market. Sequence Design-For-Power solutions give customers the competitive advantage necessary to excel in aggressive technology markets. For more information, please visit www.sequencedesign.com.
About Faraday Technology Corporation
Faraday Technology Corporation is a leading silicon IP and fabless ASIC vendor. The company's broad silicon IP portfolio includes 32-bit RISC CPUs, DSPs, MPEG4, H.264, PHYs/Controllers for USB 2.0, Ethe rnet, Serial ATA, PCI Express, Cell Library and Memory Compiler. With more than 700 employees and 2006 revenue of US$171 million, Faraday is one of the largest fabless ASIC companies in the Asia-Pacific region, and it also has a significant presence in other world-wide markets. Headquartered in Taiwan , Faraday has service and support offices around the world, including the U.S. , Japan , Europe, and China . For more information, please visit: www.faraday-tech.com .
|
Faraday Technology Corp. Hot IP
Related News
- Real Intent and Calypto Partner to Offer Best-in-Class Integrated Tool Flow for RTL Power Optimization and Sign-Off
- Magillem launches CRYSTAL BULB for Advanced Platform Assessment
- Sequence Launches PowerArtist-XP - Industry's First Automatic, Fully Integrated RTL Design For Power Platform
- LeapMind's "Efficiera" Ultra-low Power AI Inference Accelerator IP Was Verified RTL Design for ASIC/ASSP Conversion
- Samsung Foundry Certifies Cadence System Analysis and Advanced Packaging Design Tool Flow for 2.5/3D Chip Designs
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |