Anagram Releases Digital PureLogic IP Core
Update: ANAGRAM Technologies is no more in business. Visit D&R IP catalog to find Analog and Mixed Signal IP suppliers
Preverenges, Switzerland, July 18, 2007 – ANAGRAM Technologies S.A., a leading developer of digital audio intellectual property (IP) blocks and subsystems for Systemon- a-Chip (SoC) manufacturers, today announced that it is developed a full product line of fully digital SoC IP blocks including a PWM Class D Controller, Asynchronous Sample Rate Converter, and D/A Converter IP cells for audio applications. The ANAGRAM Digtial PureLogic family of products is based on patented digital filtering and delta-sigma technology and is ideal for applications requiring low power, high levels of integration and precise reconstruction of analog signals. The target technologies include TSMC 0.13um process and below; however all IP blocks are fully digital and therefore are easily portable to other processes.In order to remain competitive in the current economic climate, fabless semiconductor manufacturers are continuously looking for ways to lower development costs and shorten time-to-market. ANAGRAM Digtial PureLogic products not only can be fully laid out by standard digital auto place and route software, it uses industry standard digital CMOS processes minimizing digital noise coupling and are not reliant on device matching issues. This reduces integration risk while speeding up the development time thereby achieving a faster time to market and lower cost. Ultimately, the architecture is designed to support the significantly increased demand for compact, low-cost, and low power high fidelity multimedia portable, automotive, and consumer products.
The ANAGRAM SoftDAC, a 24bit Audio DAC IP Core, relies on a new discrete time architecture and the use of digital signal processing (DSP) capabilities implemented directly in digital CMOS. The utilization of such an architecture is in line with the ongoing trend toward fully digital CMOS in the portable area, which makes this architecture attractive in terms of power consumption, cost, and the integration benefits of deep submicron technology nodes.
The ANAGRAM SoftAMP, a PWM Class D Controller IP Core, is ideal for driving industry standard switching power stages, integrated power MOSFETs, or headphone amplifiers capable of directly powering speakers. SoftAMP is designed to deliver an extremely cost effective fully digital audio amplifier solution while providing superior audio quality to satisfy next-generation high definition audio device requirements. The SoftAMP core is fully configurable supporting multiple clock frequencies, switching rates, and waveform patterns. Advanced AM reduction modes and spread-spectrum technologies are also available to help reduce integration problems in high RF environments such as Mobile and Automotive applications. In addition seamless integration with the ANAGRAM Q5 Asynchronous Sample Rate Converter IP Core allows support of asynchronous input streams for more advanced audio processor subsystem architectures, excellent jitter attenuation, and simplified system integration.
Both SoftAMP and SoftDAC IP are unique because they are not reliant on device matching issues to achieve good linearity and use fully digital CMOS processes. Traditional analog Class D amplifiers and DACs require the cells to be laid out by hand because they are sensitive to matching issues requiring the utmost care in layout. Also analog filters are required after a conventional DAC and can cause digital noise coupling in the analog path. Supplying analog and digital supply voltages on shrinking silicon geometries is becoming more and more time consuming.
Describing the benefits of the ANAGRAM Digital PureLogic IP family to SoC manufacturers, ANAGRAM’s VP of Sales and Marketing, Tim Llewellynn said, “Our customers can quickly integrate PWM Class D Amplifier and DAC functionalities with standard place and route methods which means that they can significantly lower the development cost and quickly bring the product to market.” Referring to the benefits to startups, Tim added, “One of the biggest problems faced by SoC manufacturers brought on by increasingly complicated designs is getting the product out the door. Investors are asking for faster turnarounds to capitalize on their investment. ANAGRAM’s IP helps them to achieve this goal.”
Availability
ANAGRAM PureLogic IP Cores are available now for licensing in DSP or VHDL code. To shorten design cycles and accelerate time-to-market, ANAGRAM provides evaluation and development kits with detailed documentation, test benches, and design-in and customization support is available on request. For more information please visit: http://www.anagramtech.com/products/ip
About ANAGRAM Technologies
ANAGRAM Technologies allows silicon providers and branded consumer electronic OEMs to create and integrate spacious, richly detailed sound into innovative product designs by leveraging advanced audio DSP algorithms. ANAGRAM develops and licenses innovative digital audio intellectual property (IP) including sample rate converters, software-based digital to analog converters, clock synchronizers and digital power amplifiers. ANAGRAM’s family of products allows its customers to differentiate their products by integrating complete digital audio subsystems with superior high definition audio quality while using industry standard platforms and processes. Key to its success are technologies that simplify system architectures, reduce system cost, and that are compatible with all the latest audio formats where its flagship Q5 technology has already achieved significant breakthroughs in terms of cost and performance.
|
Related News
- Digital Blocks AMBA Multi-Channel DMA Controller IP Core Family Extends Leadership with releases for core DMA Engines in RISC-V® & ARM® Systems and Peripherals to Memory Applications
- Codasip Releases Support Package for Western Digital's First RISC-V SweRV Core
- Digital Blocks Extends its MIPI I3C Controller IP Core Family with I3C Master/Slave, I3C Master, and I3C Slave Releases.
- Digital Blocks Releases 2nd Generation DB9200 Graphics Engine Verilog IP Core Targeting Hardware Accelerated Graphics Display Applications
- Nangate Releases 15nm Open Source Digital Cell Library
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |