English
AMBA Parameter Configurable Multi-Channel DMA Controller (typically 1 to 256)
Sital announces the release of a new Mil-Std-1553 Transceiver board
Israel -- July 24, 2007 -- Sital Technology, a leading provider of Mil-Std-1553 IP Cores and products, announced today the release of its new Mil-Std-1553 Transceiver board. The 2.0" X 1.6" board is designed for those who need to evaluate, test and develop Mil-Std-1553 applications, usually using FPGAs.
"We are delighted that we can now offer our customers a higher level of testability and integration with our Mil-Std-1553 IP cores" Said Ofer Hofman, founder and R&D Manager of Sital.
"This new transceiver is totally designed by Sital. We expect more products to come out of it, with the purpose of reducing costs and hassles related to the development and use of 1553 protocol" Mr. Hofman added.
The transceiver board is available for users of Sital's 1553 IP cores. It is not intended for use with other 1553 devices.
More information about the 1553 Transceiver is available here.
"We are delighted that we can now offer our customers a higher level of testability and integration with our Mil-Std-1553 IP cores" Said Ofer Hofman, founder and R&D Manager of Sital.
"This new transceiver is totally designed by Sital. We expect more products to come out of it, with the purpose of reducing costs and hassles related to the development and use of 1553 protocol" Mr. Hofman added.
The transceiver board is available for users of Sital's 1553 IP cores. It is not intended for use with other 1553 devices.
More information about the 1553 Transceiver is available here.
|
||||||
Related News
- QuickLogic and Sital announce development Partnership for MIL-STD-1553 core
- Sital Announces the Release of its 2nd generation 1553 Bus Tester
- GE Fanuc Embedded Systems Introduces the Industry's Only COTS 10Mbit MIL-STD-1553 PMC Module
- Actel Increases MIL-STD-1553 Reliability With New Version of CORE1553BRT IP Core
- Condor Engineering Releases Industry's First Dual-Channel MIL-STD-1553 PCMCIA Type II Interface
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
|
E-mail This Article | 
|
|
Printer-Friendly Page |