InTime focuses on design collaboration
![]() |
InTime focuses on design collaboration
By Richard Goering, EE Times
May 8, 2000 (1:12 p.m. EST)
URL: http://www.eetimes.com/story/OEG20000508S0040
CUPERTINO, Calif. A well-funded startup founded by EDA veterans, InTime Software Inc., plans to use corporate intranets and the Internet to ease collaborative engineering and communications. But InTime is not just a project management company; the startup also intends to offer a suite of RTL creation and analysis tools closely linked to its design environment. InTime Software was founded in 1999 by George Janac, a former CTO at Cadence Design Systems Inc. who serves as president and chief executive officer of the startup. Arklin Kee, InTime vice president of business development, and Tom Spyrou, vice president of engineering, also held executive positions at Cadence. InTime's board of directors includes Richard Newton, chairman of the electrical engineering and computer science department at the University of California at Berkeley. The company has raised $5.5 million in venture funding and has 28 emplo yees. The startup plans to offer Enterprise Engineering Management Software (EEMS) tools that allow real-time project management of complex IC designs. The tools will generate project information automatically, set workflows, identify problems and notify team members as needed. InTime promises that the tools will automatically "mine" engineering data, using technology similar to search engines. In addition to creating and tracking data, the tools will provide RTL estimation capabilities. InTime plans to ship its software in the fourth quarter of 2000. "We'll build a desktop environment that allows communication and project management," said Janac. "Today, most of the tools out there have no mechanism where users can notify each other and build up communication lines." There's no shortage of project management tools today, and many designers use the public-domain CVS software. The difference, said Janac, is that InTime manages data within a very specific context. "We manage data, and we also u nderstand what's in the data," he said. "Instead of managing a Verilog file as text, we actually understand what a Verilog file means." WebEx comparison Similarly, InTime's communications software is much more specifically focused than general-purpose software, such as the widely used WebEx system. "Let's say you have a block and you have some registers, and you want to open up a discussion with someone who is receiving a signal. WebEx has no idea how to do that," said Janac. InTime's EEMS tools will work with existing synthesis and simulation tools. Using what the company calls "autopiloted flows," the EEMS system will let designers manage scripts and constraints, organize design data, and launch downstream synthesis and simulation tools. But the software is not just a shell for other vendors' tools InTime will be an EDA tool vendor in its own right. "We'll have a whole RTL design creation and debugging system," said Janac. "Our tools are geared toward helping designers und erstand the implications of the RTL they've written." One major task, he said, will be to help designers with register balancing. InTime's tools will also help with performance, power and area estimation. "We may go off and run synthesis and then update the analysis based on new details," Janac said. "It's a very integrated system." And, Janac emphasized, the estimation tools will be closely tied to the project management tools. InTime's promised "data mining" capability will extract information from design kits supplied by foundries, letting designers know, for instance, the maximum number of levels of logic a design can have. The company's tools will also "mine" RTL code to provide designers with functional and behavioral implications of what they've written. The tools may be sold through multiple licensing models, including an application service provider (ASP) scheme over the Internet, Janac said. InTime will exhibit at next month's Design Automation Conference.
Related News
- InTime focuses on design collaboration
- Qualitas Semiconductor Secures Multiple Project Licensing Agreements with Pansemi Following Successful Initial Collaboration
- Synopsys and SiMa.ai Announce Strategic Collaboration to Accelerate Development of Automotive Edge AI Solutions
- Intel-Samsung foundry collaboration
- TSMC and Cadence Collaborate to Deliver AI-Driven Advanced-Node Design Flows, Silicon-Proven IP and 3D-IC Solutions
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |