Arasan Chip Systems Releases SLIMbus IP Compliant with the MIPI Version 1.0 Specification
SAN JOSE, Calif.-- July 26, 2007 --Arasan Chip Systems, Inc. ("Arasan"), a leading supplier of reusable Intellectual Property (IP) cores, software, and associated design services, today announced the availability of a new version of its SLIMbus (Serial Low-power Inter-chip Media bus) IP complaint with the just released Version 1.0 of the MIPI SLIMbus specification. The new SLIMbus IP is optimized for customer applications providing a number of hardware/software partitioning choices depending on the SLIMbus operation needed. Arasan offers a complete SLIMbus Software Stack for supporting the SLIMbus protocol and software customization services to support legacy buses like I2C, I2S, SPI and UARTs. The IP also comes with source Verification IP to permit efficient system-level validation of a SLIMbus component working as a Device or a Master/Host.
"This new release demonstrates our commitment to be the leader in providing MIPI IP for the mobile market," said Kevin Walsh Vice President of Marketing at Arasan Chip Systems. "We are working closely with many of the industry leaders in the mobile area to make sure this new standard gets deployed successfully."
Optimized Hardware
The Arasan SLIMbus IP Cores are provided in source RTL as a Master/Host or Device. Each form is optimized for applications by allowing configurations that vary the number of Ports and Generic Devices and by allowing for different hardware/software partitioning. The hardware performance optimized version has implemented the Transport Protocols as state machines. The Device version of the IP has allows for an optional Framer that can be made Active or Inactive depending on the operation required.
Optimized Software
Arasan provides a complete set of Master/Host software to support the SLIMbus Protocol. This software is designed to work managing all Protocol handling layers above a hardware layer that does Bus Management functions like Clock Gear control. The hardware layer interprets whether the packet is Data or Message and passes it to the software for processing. The SLIMbus Software Stack is available on Linux OS platform as a kernel module and can be ported to other operating systems. The Software Optimized version minimizes the hardware gate count needed for implementation.
Verification IP
Arasan provides a Verilog source test environment for SLIMbus. Each component has a bus functional model, directed tests, and scoreboard/monitors. These elements are available for use during the project in an unrestricted form. Arasan also provides associated verification consulting engineering for customers who have limited resources for testing and need to complete their projects on a critical time-line.
Availability
The SLIMbus Master/Host and Device IP, SLIMbus Verification IP and SLIMbus Linux Stack are available today. Please contact Arasan for pricing details.
Total Technology Solution
Arasan provides a Total Technology Solution to all its licensees including IP source code, a test environment, sample device drivers, synthesis scripts, and complete technical documentation. The Total Technology Solution also includes optional Product Design Development tools like the Hardware Validation Platform and Software targeted for Linux. Custom bus integration services are offered to integrate the IP in a customer specific manner.
Arasan's Validation Platform is a development board used for compliance testing and prototyping, including drivers for applications software development. The Validation Platform is the easiest way to prototype and to demonstrate compliance for customers. The Platform is available for purchase.
About Arasan
Arasan Chip Systems Inc. founded in 1995, is a leading supplier of Reusable Intellectual Property (IP's) cores, semiconductors and electronic design services. Arasan's product portfolio is focused on Bus Interfaces and includes IP's for MIPI, USB 1.1 & USB 2.0, PCI, SDIO, and CE-ATA technologies. Arasan's products and services enable businesses to develop and leverage product design and development. Arasan Chip Systems has been an executive member of SD Card Association since 2001, MMCA since 2003, CE-ATA and MIPI since 2004. Arasan is headquartered in San Jose, California, with design centers in India and support options available in Taiwan, China & Europe.
Visit: www.arasan.com for more product information.
|
Arasan Chip Systems Hot IP
Related News
- Arasan Chip Systems First to Release MIPI D-PHY Compliant with the version 1.0 Specification
- DDR PHY Interface Specification Version 1.0 Released
- Khronos Releases OpenMAX IL 1.0 Specification for Standardized Integration of Codecs into Embedded Media Frameworks
- Khronos Releases Vulkan SC 1.0 Open Standard for Safety-Critical Accelerated Graphics and Compute
- CCIX Consortium Releases CCIX Base Specification Revision 1.1 Version 1.0 with Support for 32GT/s
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |