Real Intent announces industry's first intent-driven verification system
REAL INTENT ANNOUNCES INDUSTRY'S FIRST INTENT-DRIVEN VERIFICATION SYSTEM
New Verification Approach Attacks the SoC Verification Challenge
SANTA, Calif., May 8, 2000, Real Intent Inc., a new electronic design automation (EDA) company that it is creating an Intent-Driven Verification (IDV) approach that fundamentally alters the way functional verification is done today announced its first products: Verix[tm] and Verix-Pro[tm].
These products, the first in a family of products, verify a design by ensuring that its implementation is consistent with the designer's intent. Their breakthrough technology promises to revolutionize functional verification by eliminating a large class of design errors (intent violations) and reducing the dependence on the need for testbenches and simulation runs.
Dr. Prakash Narain, co-founder and CEO of Real Intent said, "The Verix family of products is the result of a development effort that began when Rajiv (Rajiv Kumar, COO) and I co-founded the company in 1998. As EDA tool users, we were frustrated with conventional testbench limited approaches to verification. Our goal is to develop a new approach to design verification that operates by verifying that the designer's intent is consistent with the design implementation. IDV addresses the key problem with a testbench limited approach, where the verification begins too late in the design cycle and the debugging effort then becomes enormous."
Verix analyzes the RTL description, extracts the Implied Design Intent, verifies it under all possible input conditions and reports 100% reliable results for any violations. Verix can be used throughout the verification cycle even as the RTL is being modified. This keeps the RTL free of a large class of intent violations.
Verix-Pro uses design intent information provided by the user with the RTL description. It detects Expressed Design Intent violations. More details will be available with the product announcement later this year.
Both Verix and Verix-Pro can be used early in the design cycle as soon as RTL code is available.
The technology that drives IDV was developed at Real Intent and includes patent-pending technology in the areas of:
- An elegant yet simple method of capturing design intent
- Automatically identifying the Intent Gap
- Methods for reporting intent violations in an intuitive manner
- Automated method for full-chip verification from the automatic hierarchical assembly of verified blocks.
Verix Features
The classes of intent violations that Verix detects typically result in design errors, which are very common in early parts of the design. The intent violations are examined under all possible input conditions and 100% reliable results are reported.
Verix provides a seamless link into existing methodologies by producing input vectors that can provide 100% state variable and assignment toggle coverage.
Pricing and Availability
Verix is currently in beta and the production release is scheduled for July 2000 for Sun users. Single quantity pricing begins at $25,000. The initial versions of Verix and Verix-Pro support Verilog. VHDL support will be added to both products in 2001.
About Intent-Driven Verification
Real Intent has pioneered a new intent-driven design verification approach that has the promise to revolutionize functional design verification. Real Intent's goal is to develop easy to use products that verify that the design implements the designer's intent, at the earliest opportunity in the design cycle. These products enable the chip designs to rapidly reach quality goals with dramatically reduced effort. They address the problems with the conventional simulation based approaches that are testbench limited and require a large amount of resources to drive the simulation and debugging process.
About Real Intent
Real IntentÕs goal is to develop technology for intent-driven validation. The company is focused on developing tools that streamline the verification process and achieve quality levels rapidly and early in the design cycle with reduced resources.
Real Intent, Inc. is located at 3910 Freedom Circle, Suite 102A, Santa Clara, CA 95054
tel.: (408) 982-5444
fax: (408) 982-5443
email: info@realintent.com
web: http://www.realintent.com
For more information, contact:
Stephen R. Pollock
Real Intent
(408) 982-5412
pollock@realintent.com
Georgia Marszalek
Valley Public Relations
(650) 345-7477
georgia@valleypr.com
Related News
- Real Intent's New Verix SimFix Software Delivers First Intent-Driven Remedy for Verification Pessimism
- Concept Engineering's RTLVision Debugger and Viewer to Power Real Intent's Verification Solutions
- Intrinsix joins Real Intent's verification services partners program
- Real Intent Extends Meridian RDC's Low Noise Reporting & Debug Technology Leadership
- NucleiSys Adopts Breker's System Coherency TrekApp
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |