Xilinx Virtex-5 Devices First FPGAs in Production to Demonstrate Interoperability with DDR3 SDRAM Technology
Xilinx partners with leading suppliers to make DDR3 SDRAM controller designs a reality for higher performance with lower power
SAN JOSE, Calif., July 31, 2007 – Xilinx, Inc. (NASDAQ: XLNX), the world’s leading supplier of programmable solutions, today announced that its Virtex™-5 FPGA devices are interoperable with 800 Mbps DDR3 SDRAM devices from leading memory suppliers. Hardware-proven interoperability with Virtex-5 devices provides customers with an early path to adopt DDR3 SDRAM technology with the industry’s only high-performance 65-nm FPGA family shipping in production.
Successful interoperability hardware tests were performed using devices from leading memory manufacturers, Micron Technology, Inc. and Elpida Memory, Inc. Xilinx gives designers the ability to begin their designs today by offering DDR3 SDRAM support in its Virtex-5 LXT ML561 FPGA Advanced Memory Interfaces Tool Kit, which is shipping today.
“We are pleased to achieve interoperability with our DDR3 SDRAM devices and Xilinx’s memory controller with Virtex-5 production silicon at 800 Mbps,” said Raymond Fontayne, segment marketing manager at Micron Technology, Inc. “Solutions developed through industry collaboration, JEDEC standards compliance and interoperability testing provides an ecosystem where our customers can quickly develop platforms in multiple market segments. High performance memory sub-systems and FPGAs play a major role in a variety of applications including networking, automotive and security.”
“Elpida and Xilinx have strategically partnered to enable new DRAM technologies in markets requiring high performance and cost effective solutions,” said Bijan Yazdani, vice president of sales at Elpida Memory, Inc. “Through successful DDR3 and Virtex-5 FPGA interoperability testing, Xilinx will provide their customers with the first hardware verified FPGA controller for faster proliferation of DDR3 DRAM technology.”
The DDR3 SDRAM architecture, as an evolutionary step from DDR2 SDRAM, provides increased bandwidth, lower power consumption (1.5 V vs. 1.8 V power supply for DDR2 SDRAM), and improved IO signaling for better signal integrity to enable higher system performance.
The interoperability tests performed on the Virtex-5 LXT ML561 FPGA Advanced Memory Interfaces Tool Kit verified a DDR3 SDRAM controller and interface reference design that is scheduled to be made broadly available in September. The reference design leverages Virtex-5 FPGA features like the IODELAY, a programmable input and output delay block that ensures accuracy of read data capture and configurable write data signals to achieve 800 Mbps data rates and DDR3 SDRAM functional requirements.
“Hardware proven reference designs are essential for early adopters of new architectures like DDR3 SDRAM, as we need to be in our competitive industry,” said Sunny Chang, president & chief operating officer at KINGTIGER Technology (Canada) Inc. “Xilinx has worked with us so that we can successfully and quickly move up the learning curve of this new technology.”
Pricing and Availability
The Virtex-5 LXT ML561 FPGA Advanced Memory Interfaces Tool Kit with DDR3 SDRAM interface is available today for US $5,995 at www.xilinx.com/ml561. The ML561 can also be used to evaluate DDR2 SDRAM, DDR SDRAM, QDR II SRAM and RLDRAM II interfaces. Complete DDR3 hardware proven reference design files are available for free download from www.xilinx.com/memory in September 2007.
About Xilinx Virtex-5 FPGAs
Built on the industry’s most advanced 65nm triple-oxide technology, breakthrough new ExpressFabric™ technology, and proven ASMBL™ architecture, the Virtex-5 family represents the fifth generation in the award-winning Virtex series of FPGAs. The Virtex-5 FPGA family offers a choice of four platforms, each delivering an optimized balance of high-performance and low-power logic, built-in serial connectivity, signal processing, and embedded processing. Xilinx has been delivering the benefits of 65nm Virtex-5 FPGAs since May 2006, and is now delivering 15 devices across three of the four platforms (LX, LXT, and SXT). Engineering samples are shipping now and may be purchased through Xilinx distributors. Xilinx also provides ISE™ v9.2i design tools, protocol packs, development boards and kits that enable customers to start designing and prototyping in Virtex-5 FPGAs today. For more information visit http://www.xilinx.com/virtex5.
About Xilinx Memory Corner
Memory Corner is a dedicated web portal that provides access to free, hardware-proven memory interface reference designs for a wide range of memory types supported by Xilinx FPGAs. A complete overview of various memory interface solutions with application notes and tutorials help to simplify the memory selection process. For more information on Xilinx memory solutions and free download of reference designs and the Memory Interface Generator (MIG), visit Memory Corner at: www.xilinx.com/memory.
About Xilinx
Xilinx is the worldwide leader in complete programmable logic solutions. For more information, visit www.xilinx.com.
|
Xilinx, Inc. Hot IP
Related News
- Xilinx Announces Production Availability of All Virtex-5 SXT Devices
- Xilinx Delivers Virtex-5 LX Devices - World's First 65nm FPGAs In Customer Hands
- Xilinx Introduces New Development Kit for Building High-Performance Embedded Processing Systems with Virtex-5 FXT FPGAs
- GE Fanuc Intelligent Platforms Announces First Rugged XMC Mezzanine Card To Offer Choice Of Three Xilinx Virtex-5 FPGAs
- Expanded VPX DSP offering with two more products based on the Freescale MPC8641D and Xilinx Virtex-5 FPGAs
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |