Beach Solutions Auto-generates Firmware for Concurrent SoC Engineering
Beach Solutions® EASI Code auto-generates, manages and validates operational and verification code for SoCs
SAN JOSE, CA – Aug 1, 2007 – Beach Solutions, the leading provider of commercial tools to manage addressable registers and auto-generate SoC (System-on-Chip) design integration deliverables, introduces their enhanced EASI Code product.
As sophisticated SoCs now routinely contain thousands of programmable registers, creating low level firmware such as power-on/reset, or complex power management routines has become an extremely labor intensive and error prone task. This problem is made more challenging in a parallel development environment in which firmware development has to start and proceed to meet deadlines while the register address map is still constantly being revised.
Beach Solutions EASI Code resolves both of these challenges by providing a powerful software sequence capture environment that draws upon the SoC design register database which is constantly updated as changes are made elsewhere in the design flow.
The engineer describes the sequence of register related events with the EASI Code graphical capture tool using language neutral standard flow chart symbols. EASI Code then draws upon the latest register data stored in the database and auto-generates the code described.
Target applications include the creation of IP or device setup routines (commonly referred to as a Programmer’s Model), function libraries, power-management routines, interrupt service routines, and test and verification code.
Using EASI Tools, the auto-generation of correct-by-construction code enables concurrent development for considerable engineering and software test savings. Additionally, the automatic and seamless transfer of device operational information leads to right-first-time system integration and better overall IP reuse.
EASI Code contains:
- Interactive register behavior capture environment
- Powerful data checker with built-in extensible rules
- Register and memory C API (HAL) generator
- Register sequence function C generator
- Reference documentation HTML generator
Graphical sequence builder
EASI Code provides a graphical user interface for describing how registers in an SoC design interact with each other by means of a canvas upon which standard flow-chart symbols are placed and connected to create machine readable descriptions of complex sequences. These sequences are then used by generators within Beach EASI Tools Suite to create correct-by-construction C-code. Hierarchical object presentation enables libraries of complex sequences to be rapidly created, encouraging standardization and reuse.
Automatic sequence checker
All register sequences are automatically checked. Syntax errors are fixed on entry and semantic errors are identified before delivery to provide a solid foundation for the generation of APIs and sequence code.
Deliverable generation
EASI Code auto-generates “correct-by-construction” C code and driver libraries. In addition, a programmer’s reference document in HTML can be auto-generated containing a textual description of each sequence with pseudo code, a flowchart diagram and a register access table. Additional output formats can be auto-generated using Advanced EASI Code.
About Beach Solutions
Beach Solutions is the leading provider of commercial tools to manage addressable registers and auto-generate SoC design integration deliverables. EASI Tools require no new language support, are simple to use, and fit neatly into existing design flows. Data is centralized in an XML database from which all hardware, software, verification and documentation deliverables are generated. All project team members then work from a common reference to deliver consistent design files throughout all phases of the development.
Further information is available from the Beach Solutions website: http://www.beachsolutions.com
|
Related News
- eInfochips provides SOC engineering services to Astera Labs in developing industry's first PCIe 4.0 & 5.0 Smart Retimer SoC.
- Gowin Semiconductor Corp. announces LittleBee Family GW1NS Series GW1NS-2K FPGA SoC Device Engineering Samples and Development Board Available
- Auto SoCs: Race to ASIL D
- Arteris Completes Hiring of World-Class Engineering Team to Deliver the Next Wave of On-chip SoC Communications Products
- ARC Acquires Tenison to Speed Time to Market of Customers' Complex SoC Designs; Establishes Cambridge Engineering Center
Breaking News
- HPC customer engages Sondrel for high end chip design
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- TSMC drives A16, 3D process technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
E-mail This Article | Printer-Friendly Page |