PCI-SIG Announces PCI Express 3.0 Bit Rate for Products in 2010 and Beyond
BEAVERTON, Ore. -- August 08, 2007 -- PCI-SIG®, the Special Interest Group responsible for the PCI Express® industry-standard I/O interconnect technology, today announced the approval of 8GT/s as the bit rate for the next generation of PCIe® architecture, PCIe 3.0. In keeping with the industry expectations for ever-higher performance, low cost and compatibility, this represents the second speed increase since the initial launch of this I/O interconnect standard in 2003.
Twice the Performance and Backward Compatible
Following a six-month technical analysis of the feasibility of scaling the PCIe interconnect bandwidth, the data shows that 8GT/s can be manufactured in mainstream silicon process technology, and can be deployed with existing low-cost materials and infrastructure, while maintaining full mechanical compatibility and with negligible impact to the PCIe protocol stack. The 8GT/s bit rate represents a doubling of the delivered bandwidth by removing the requirement for the 8b/10b encoding scheme supported in prior versions of PCIe architecture, which imposed a 20 percent overhead on the raw bit rate. The PCIe 3.0 specification will introduce a number of optimizations for enhanced signaling and data integrity, including transmitter and receiver equalization, PLL improvements, clock data recovery, and channel enhancements for currently supported topologies. The final PCIe 3.0 specifications, including form factor specification updates, may be available by late 2009, and could be seen in products starting in 2010 and beyond.
“Experts in the PCIe Electrical Workgroup analyzed both 10GT/s and 8GT/s as target bit rates for the next generation of PCIe architecture, and after careful consideration of several factors, including power, implementation complexity and silicon area, recommended 8GT/s,” said Al Yanes, PCI-SIG chairman. “This allows us to satisfy the next generation performance requirements for all existing PCIe applications while maintaining backward compatibility, and at the same time broadening the adoption of this pervasive technology into new and emerging applications and usage models.”
PCI-SIG expects the PCIe 3.0 specifications to undergo rigorous technical vetting and validation before being released to the industry. This process, which was followed in the development of prior generations of the PCIe Base and various form factor specifications, includes the corroboration of the final electrical parameters with data derived from test silicon and other simulations conducted by multiple members of the PCI-SIG. The PCI-SIG compliance tools are also calibrated with these findings to ensure maximum interoperability and robustness of products developed to these specifications. When complete, the PCIe 3.0 Base specification will consolidate all existing and future protocol extensions, and will be available for PCI-SIG member reviews through all phases of the PCI-SIG specification development process. These protocol extensions, which are being defined by the PCI-SIG to expand the usage model and adoption of PCI Express architecture in new and emerging applications, are intended to optimize interconnect latency and platform resource efficiency by introducing new specifications for data reuse, dynamic power management, and related optimizations in the I/O hierarchy.
2007 Marks PCIe Transition
In addition to announcing the bit rate for PCIe 3.0, 2007 will mark another important milestone for the PCI-SIG: the transition from PCIe 1.x to PCIe 2.0. With the recent availability of PCIe 2.0 compliance tests and tools, PCI-SIG is continuing its campaign to provide technical education and compliance workshops both in the U.S. and abroad. It is anticipated that by the end of this year, the first wave of PCIe 2.0 products will be broadly available in the market.
Benefits of PCI-SIG Membership
PCI-SIG members can participate in the review of all PCI specifications before they are released to the industry. If you are interested in becoming a member, please visit the PCI-SIG Web site at www.pcisig.com/membership. PCI-SIG members develop and maintain PCI Express specifications and are actively involved in defining compliance criteria and other technical enabling collateral.
As an additional and extremely valuable benefit of PCI-SIG membership, members are given the right to receive patent licenses from any other member of our organization with necessary claims of patent embodied within our specifications. These licenses may be limited in scope to an implementation of a particular specification, but must be granted to all members on reasonable and non-discriminatory terms.
About PCI-SIG
PCI-SIG is the Special Interest Group that owns and manages PCI specifications as open industry standards. The organization defines and implements new industry standard I/O (Input/Output) specifications as the industry’s local I/O needs evolve. The PCI Special Interest Group was formed in 1992 and became a nonprofit corporation, named “PCI-SIG,” in the year 2000. Currently, more than 900 industry-leading companies are active PCI-SIG members worldwide. PCI-SIG’s current directors are employed by the following PCI-SIG member companies: Agilent, AMD, Broadcom, HP, IBM, Intel, Microsoft, NVIDIA and Sun Microsystems. For more information about the PCI-SIG and its membership benefits, please visit the PCI-SIG Web site at http://www.pcisig.com or contact 503-619-0569 (within the United States).
|
Related News
- Northwest Logic's PCI Express 3.0 Solution passes PCI-SIG PCIe 3.0 Compliance Testing at First Official PCIe 3.0 Compliance Workshop
- Cadence Demonstrates PCI Express 3.0 Offering at 2011 PCI-SIG Developers Conference
- PCI-SIG Releases PCI Express 3.0 Specification
- Gennum Debuts PCI Express 3.0 IP, Showcases Bridging Solutions for HD Video at PCI-SIG
- Mobiveil's GPEX PCI Express 3.0 IP Passes PCI-SIG PCIe 3.0 Compliance Testing
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |